{"id":"https://openalex.org/W1600237807","doi":"https://doi.org/10.1109/ccece.2015.7129165","title":"Enhanced placement algorithm for FPGAs using sparse circuit","display_name":"Enhanced placement algorithm for FPGAs using sparse circuit","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1600237807","doi":"https://doi.org/10.1109/ccece.2015.7129165","mag":"1600237807"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2015.7129165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2015.7129165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052740688","display_name":"B. Tavassoli","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bahman Tavassoli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042529202","display_name":"Kaamran Raahemifar","orcid":"https://orcid.org/0000-0002-9835-7897"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kaamran Raahemifar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06856221,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8111817836761475},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7837150692939758},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7323161363601685},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6763210296630859},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6607309579849243},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5543164014816284},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47800412774086},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47222140431404114},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44793474674224854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4247787296772003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3981872797012329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3423606753349304},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3327007293701172},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27757853269577026},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.22438105940818787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22408530116081238},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12886402010917664},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12316569685935974}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8111817836761475},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7837150692939758},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7323161363601685},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6763210296630859},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6607309579849243},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5543164014816284},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47800412774086},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47222140431404114},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44793474674224854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4247787296772003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3981872797012329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3423606753349304},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3327007293701172},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27757853269577026},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.22438105940818787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22408530116081238},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12886402010917664},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12316569685935974},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2015.7129165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2015.7129165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1997326530","https://openalex.org/W2008705031","https://openalex.org/W2055636794","https://openalex.org/W2089129671","https://openalex.org/W2111104699","https://openalex.org/W2128314562","https://openalex.org/W2139637699","https://openalex.org/W2157173224","https://openalex.org/W2158650964","https://openalex.org/W2170034300","https://openalex.org/W2539397153","https://openalex.org/W2912142228","https://openalex.org/W2982161559","https://openalex.org/W6676486451","https://openalex.org/W6679399065","https://openalex.org/W6683213488","https://openalex.org/W6728815764","https://openalex.org/W6758422247"],"related_works":["https://openalex.org/W2028789485","https://openalex.org/W2127580684","https://openalex.org/W1662355208","https://openalex.org/W2154678818","https://openalex.org/W2475407120","https://openalex.org/W2135636985","https://openalex.org/W2182005210","https://openalex.org/W2003435315","https://openalex.org/W1533253004","https://openalex.org/W2120397377"],"abstract_inverted_index":{"To":[0],"improve":[1,76],"the":[2,48,56,67,77],"efficiency":[3],"of":[4,28,47,55,66,81],"logic":[5],"block":[6],"placement":[7,35,65],"in":[8,34,61],"Field":[9],"Programmable":[10],"Gate":[11],"Array":[12],"(FPGA)":[13],"design":[14],"flow":[15],"a":[16,26,44,62],"new":[17],"enhancement":[18],"technique":[19],"is":[20,23,37],"proposed":[21,74],"which":[22],"realized":[24],"as":[25],"part":[27],"simulated":[29],"annealing":[30],"optimization":[31],"method.":[32],"Searching":[33],"space":[36],"done":[38],"faster":[39],"and":[40,71,79],"more":[41],"efficiently":[42],"using":[43],"simplified":[45],"version":[46],"target":[49],"circuit":[50,68],"called":[51],"Sparse":[52],"Circuit.":[53],"Some":[54],"pitfalls":[57],"that":[58],"may":[59],"happen":[60],"random":[63],"initial":[64],"are":[69,73],"discussed":[70],"suggestions":[72],"to":[75],"duration":[78],"quality":[80],"placement.":[82]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}