{"id":"https://openalex.org/W2058735572","doi":"https://doi.org/10.1109/bibe.2013.6701691","title":"Efficient C level hardware design for floating point biomedical DSP applications","display_name":"Efficient C level hardware design for floating point biomedical DSP applications","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2058735572","doi":"https://doi.org/10.1109/bibe.2013.6701691","mag":"2058735572"},"language":"en","primary_location":{"id":"doi:10.1109/bibe.2013.6701691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bibe.2013.6701691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE International Conference on BioInformatics and BioEngineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048365582","display_name":"Harry Sidiropoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Harry Sidiropoulos","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006636600","display_name":"Efthymia Kazakou","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Efthymia Kazakou","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083391397","display_name":"Christoforos Economakos","orcid":null},"institutions":[{"id":"https://openalex.org/I51955386","display_name":"Technological Educational Institute of Thessaly","ror":"https://ror.org/04056ja87","country_code":"GR","type":"education","lineage":["https://openalex.org/I51955386"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christoforos Economakos","raw_affiliation_strings":["Department of Automation, Technological Educational Institution of Sterea Ellada, Psahna, Evia, Greece","Dept. of Autom., Technol. Educ. Instn. of Sterea Ellada, Psahna, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Automation, Technological Educational Institution of Sterea Ellada, Psahna, Evia, Greece","institution_ids":["https://openalex.org/I51955386"]},{"raw_affiliation_string":"Dept. of Autom., Technol. Educ. Instn. of Sterea Ellada, Psahna, Greece","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089110665","display_name":"George Economakos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Economakos","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Nat. Technol. Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048365582"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11459743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7547231316566467},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7066859006881714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5493249893188477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5310326814651489},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5298941731452942},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4934135973453522},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4800328314304352},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4546814262866974},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4502675533294678},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.44827720522880554},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4320530891418457},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42902493476867676},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.42737501859664917},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.41824620962142944},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11740463972091675}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7547231316566467},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7066859006881714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5493249893188477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5310326814651489},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5298941731452942},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4934135973453522},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4800328314304352},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4546814262866974},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4502675533294678},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.44827720522880554},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4320530891418457},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42902493476867676},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.42737501859664917},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.41824620962142944},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11740463972091675},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/bibe.2013.6701691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bibe.2013.6701691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE International Conference on BioInformatics and BioEngineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5400000214576721,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1966424731","https://openalex.org/W2019007565","https://openalex.org/W2034338640","https://openalex.org/W2078274664","https://openalex.org/W2087898301","https://openalex.org/W2094998159","https://openalex.org/W2108308693","https://openalex.org/W2537393477"],"related_works":["https://openalex.org/W2171946303","https://openalex.org/W4247178515","https://openalex.org/W1981284526","https://openalex.org/W2097236935","https://openalex.org/W3002976045","https://openalex.org/W2384838054","https://openalex.org/W2139237885","https://openalex.org/W1480453347","https://openalex.org/W1954467151","https://openalex.org/W1843355381"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,10,29],"embedded":[3],"system":[4],"design":[5,77,111],"has":[6],"increased":[7],"their":[8,131],"interference":[9],"different":[11],"application":[12],"domains,":[13],"where":[14],"software":[15],"only":[16],"solutions":[17],"have":[18],"prevailed.":[19],"This":[20,120],"new":[21],"implementation":[22],"platform":[23],"require":[24],"however":[25],"quality":[26],"of":[27,31,56,125,181],"results":[28],"terms":[30],"speed,":[32],"power":[33,60],"and":[34,129,148],"computational":[35],"complexity,":[36],"along":[37],"with":[38,58,65,178],"strict":[39],"time-to-market":[40],"schedules.":[41],"Performance":[42],"is":[43,63],"sought":[44],"by":[45,152,160],"utilizing":[46],"modern":[47],"Field":[48],"Programmable":[49],"Gate":[50],"Array":[51],"(FPGA)":[52],"devices,":[53],"offering":[54],"hundreds":[55],"GFLOPs":[57],"maximum":[59],"efficiency.":[61],"Productivity":[62],"enforced":[64],"High-Level":[66],"Synthesis":[67],"(HLS)":[68],"or":[69,74],"Electronic":[70],"System":[71],"Level":[72],"(ESL)":[73],"C-based":[75,109],"hardware":[76,107,110,177],"methodologies,":[78],"that":[79],"offer":[80,189],"an":[81],"efficient":[82,106,114,153,184],"abstraction":[83],"level":[84],"to":[85,96,117],"boost-up":[86],"early":[87],"prototyping.":[88],"However,":[89],"just":[90],"like":[91],"the":[92,146,157,179],"migration":[93],"from":[94],"schematics":[95],"Hardware":[97],"Description":[98],"Languages":[99],"(HDLs)":[100],"required":[101],"specific":[102],"coding":[103,115,127,154],"styles":[104],"for":[105,133],"design,":[108],"also":[112],"requires":[113],"guidelines":[116],"be":[118,174],"followed.":[119],"paper":[121],"presents":[122],"a":[123,182,190],"set":[124],"such":[126],"guidelines,":[128],"evaluates":[130],"efficiency":[132],"FPGA":[134],"based":[135],"scientific,":[136],"floating":[137],"point":[138],"arithmetic":[139],"calculations.":[140],"As":[141],"found":[142],"through":[143],"extensive":[144],"experimentation,":[145],"performance":[147],"area":[149],"optimizations":[150],"offered":[151,159],"can":[155,173,188],"improve":[156],"ones":[158],"HLS":[161],"only,":[162],"even":[163],"more":[164],"than":[165],"90%.":[166],"So,":[167],"while":[168],"not":[169],"every":[170],"C":[171,186],"program":[172],"turned":[175],"into":[176],"press":[180],"button,":[183],"coded":[185],"programs":[187],"profitable":[191],"productivity":[192],"boost.":[193]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}