{"id":"https://openalex.org/W1985685974","doi":"https://doi.org/10.1109/ats.2012.55","title":"SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions","display_name":"SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1985685974","doi":"https://doi.org/10.1109/ats.2012.55","mag":"1985685974"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2012.55","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2012.55","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 21st Asian Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055047977","display_name":"Satoshi Jo","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Satoshi Jo","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, JST CREST, University of Tokyo, Tokyo, Japan","Dept. of Electr. & Electron. Eng., Univ. of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, JST CREST, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","VLSI Design & Educ. Center, Univ. of Tokyo Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design & Educ. Center, Univ. of Tokyo Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, JST CREST, University of Tokyo, Tokyo, Japan","VLSI Design & Educ. Center, Univ. of Tokyo Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, JST CREST, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design & Educ. Center, Univ. of Tokyo Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055047977"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":5.69446879,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.9652085,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7449941635131836},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7426530718803406},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6505264639854431},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5985512137413025},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44606322050094604},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41158586740493774},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38479724526405334},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36004483699798584},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2885855734348297},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.05746623873710632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.05718919634819031}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7449941635131836},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7426530718803406},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6505264639854431},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5985512137413025},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44606322050094604},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41158586740493774},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38479724526405334},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36004483699798584},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2885855734348297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.05746623873710632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.05718919634819031},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2012.55","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2012.55","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 21st Asian Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W147950966","https://openalex.org/W150238194","https://openalex.org/W1482661140","https://openalex.org/W1503377936","https://openalex.org/W1528837436","https://openalex.org/W1547005447","https://openalex.org/W1553565837","https://openalex.org/W1572445670","https://openalex.org/W1979903718","https://openalex.org/W2052945447","https://openalex.org/W2060407451","https://openalex.org/W2116242425","https://openalex.org/W2119913792","https://openalex.org/W2133182120","https://openalex.org/W2140132043","https://openalex.org/W2142726962","https://openalex.org/W2163027960","https://openalex.org/W2914069437","https://openalex.org/W3151473321","https://openalex.org/W4231708524","https://openalex.org/W6630097642","https://openalex.org/W6633116734","https://openalex.org/W6665802101","https://openalex.org/W7047819290"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2153257783","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250"],"abstract_inverted_index":{"Introducing":[0],"partial":[1],"programmability":[2],"in":[3],"circuits":[4,36,57,73,98],"by":[5,46,76,106],"replacing":[6],"some":[7],"gates":[8],"with":[9,74,99],"look":[10],"up":[11],"tables":[12],"(LUTs)":[13],"can":[14,33,37,91],"be":[15,38,104],"an":[16],"effective":[17],"way":[18],"to":[19],"improve":[20],"post-silicon":[21],"or":[22],"in-field":[23],"rectification":[24,67],"and":[25,58,68],"debugging.":[26],"Although":[27],"finding":[28],"configurations":[29,95],"of":[30],"LUTs":[31,75],"that":[32],"correct":[34],"the":[35,83],"formulated":[39],"as":[40],"a":[41,52,66,107],"QBF":[42,48,108],"problem,":[43],"solving":[44],"it":[45],"state-of-the-art":[47],"solvers":[49],"is":[50],"still":[51],"hard":[53],"problem":[54],"for":[55,71,96],"large":[56,97],"many":[59,100],"LUTs.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64,86],"present":[65],"debugging":[69],"method":[70,90],"combinational":[72],"repeatedly":[77],"applying":[78],"Boolean":[79],"SAT":[80],"solvers.":[81],"Through":[82],"experimental":[84],"results,":[85],"show":[87],"our":[88],"proposed":[89],"quickly":[92],"find":[93],"LUT":[94],"LUTs,":[101],"which":[102],"cannot":[103],"solved":[105],"solver.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}