{"id":"https://openalex.org/W1530713094","doi":"https://doi.org/10.1109/ats.2004.62","title":"Nonlinear CA Based Design of Test Set Generator Targeting Pseudo-Random Pattern Resistant Faults","display_name":"Nonlinear CA Based Design of Test Set Generator Targeting Pseudo-Random Pattern Resistant Faults","publication_year":2005,"publication_date":"2005-04-06","ids":{"openalex":"https://openalex.org/W1530713094","doi":"https://doi.org/10.1109/ats.2004.62","mag":"1530713094"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2004.62","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2004.62","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th Asian Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100647758","display_name":"Sukanta Das","orcid":"https://orcid.org/0000-0001-6110-5082"},"institutions":[{"id":"https://openalex.org/I40380974","display_name":"North Bengal Medical College and Hospital","ror":"https://ror.org/05xhkqs13","country_code":"IN","type":"other","lineage":["https://openalex.org/I40380974"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Das","raw_affiliation_strings":["Department of Computer Science, Bengal Engineering College, West Bengal, India","Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Bengal Engineering College, West Bengal, India","institution_ids":["https://openalex.org/I40380974"]},{"raw_affiliation_string":"Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004492854","display_name":"Anirban Kundu","orcid":"https://orcid.org/0000-0001-9615-4917"},"institutions":[{"id":"https://openalex.org/I40380974","display_name":"North Bengal Medical College and Hospital","ror":"https://ror.org/05xhkqs13","country_code":"IN","type":"other","lineage":["https://openalex.org/I40380974"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Kundu","raw_affiliation_strings":["Department of Computer Science, Bengal Engineering College, West Bengal, India","Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Bengal Engineering College, West Bengal, India","institution_ids":["https://openalex.org/I40380974"]},{"raw_affiliation_string":"Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I40380974","display_name":"North Bengal Medical College and Hospital","ror":"https://ror.org/05xhkqs13","country_code":"IN","type":"other","lineage":["https://openalex.org/I40380974"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.K. Sikdar","raw_affiliation_strings":["Department of Computer Science, Bengal Engineering College, West Bengal, India","Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Bengal Engineering College, West Bengal, India","institution_ids":["https://openalex.org/I40380974"]},{"raw_affiliation_string":"Dept. of Comput. Sci & Tech, Bengal Eng. Coll., West Bengal, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7921,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.73153394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"220","issue":null,"first_page":"196","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6651504039764404},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6257412433624268},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6188787221908569},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.617497980594635},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.6088693141937256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5925763249397278},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5719090104103088},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5232290625572205},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47441548109054565},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3948531746864319},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23063671588897705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23047852516174316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20561537146568298},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13964974880218506},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08834123611450195}],"concepts":[{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6651504039764404},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6257412433624268},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6188787221908569},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.617497980594635},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.6088693141937256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5925763249397278},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5719090104103088},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5232290625572205},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47441548109054565},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3948531746864319},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23063671588897705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23047852516174316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20561537146568298},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13964974880218506},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08834123611450195},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2004.62","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2004.62","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th Asian Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W284492748","https://openalex.org/W1554885925","https://openalex.org/W1582825744","https://openalex.org/W1913249562","https://openalex.org/W1938572636","https://openalex.org/W2024060531","https://openalex.org/W2071911882","https://openalex.org/W2097890209","https://openalex.org/W2098745522","https://openalex.org/W2099201590","https://openalex.org/W2100215095","https://openalex.org/W2138530143","https://openalex.org/W2151094122","https://openalex.org/W2159653476","https://openalex.org/W4229753892","https://openalex.org/W4232094501","https://openalex.org/W4235316733","https://openalex.org/W6668400972"],"related_works":["https://openalex.org/W2091533492","https://openalex.org/W2082561435","https://openalex.org/W1588361197","https://openalex.org/W1991935474","https://openalex.org/W4319302805","https://openalex.org/W2341817401","https://openalex.org/W2162370517","https://openalex.org/W2914961374","https://openalex.org/W2119780831","https://openalex.org/W2118133071"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"the":[3,19,48],"design":[4,41],"of":[5,22,33,42,50,58,65],"an":[6],"efficient":[7],"test":[8],"set":[9],"generator":[10],"(TSG)":[11],"for":[12,61],"VLSI":[13],"circuit.":[14],"It":[15],"is":[16,45,74],"built":[17],"around":[18],"regular":[20],"structure":[21,44],"cellular":[23],"automata":[24],"(CA)":[25],"employing":[26],"nonlinear":[27],"CA":[28,59],"rules":[29,60],"and":[30],"targets":[31],"detection":[32],"hard-to-detect":[34],"pseudo-random":[35],"pattern":[36],"resistant":[37],"faults.":[38],"The":[39],"optimal":[40],"TSG":[43,62,66],"achieved":[46],"with":[47],"framework":[49],"SA":[51],"(simulated":[52],"annealing)":[53],"to":[54,69],"ensure":[55],"proper":[56],"selection":[57],"cells.":[63],"Efficiency":[64],"in":[67],"comparison":[68],"linear":[70],"CA/LFSR":[71],"based":[72],"designs":[73],"validated":[75],"through":[76],"experimentation.":[77]},"counts_by_year":[{"year":2018,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}