{"id":"https://openalex.org/W2069876058","doi":"https://doi.org/10.1109/ats.2003.1250847","title":"A DFT selection method for reducing test application time of system-on-chips","display_name":"A DFT selection method for reducing test application time of system-on-chips","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2069876058","doi":"https://doi.org/10.1109/ats.2003.1250847","mag":"2069876058"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2003.1250847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Test Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110754306","display_name":"Miyazaki","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Miyazaki","raw_affiliation_strings":["Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]},{"raw_affiliation_string":"Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111775259","display_name":"Hosokawa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hosokawa","raw_affiliation_strings":["Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]},{"raw_affiliation_string":"Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5096050908","display_name":"Date","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Date","raw_affiliation_strings":["Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]},{"raw_affiliation_string":"Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042153887","display_name":"Muraoka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Muraoka","raw_affiliation_strings":["Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technol. Dev. Dept., Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]},{"raw_affiliation_string":"Design Technology Development Depertment, Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113938485","display_name":"Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Fujiwara","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"412","last_page":"417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.7547369003295898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6779299974441528},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5937058925628662},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5754419565200806},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.46140140295028687},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4208076000213623},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.41335529088974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.328402578830719},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3025808334350586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16569775342941284},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10573536157608032},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.0804661214351654}],"concepts":[{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.7547369003295898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6779299974441528},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5937058925628662},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5754419565200806},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.46140140295028687},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4208076000213623},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.41335529088974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.328402578830719},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3025808334350586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16569775342941284},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10573536157608032},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0804661214351654},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2003.1250847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2003.1250847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1526682889","https://openalex.org/W1895504894","https://openalex.org/W1904830904","https://openalex.org/W2091813975","https://openalex.org/W2099814124","https://openalex.org/W2104257589","https://openalex.org/W2108178170","https://openalex.org/W2130430551","https://openalex.org/W2132255345","https://openalex.org/W2134807716","https://openalex.org/W2137171438","https://openalex.org/W2139591540","https://openalex.org/W2148612682","https://openalex.org/W2151513752","https://openalex.org/W2151760281","https://openalex.org/W2162086806","https://openalex.org/W2165642910","https://openalex.org/W2170533364","https://openalex.org/W2469764050","https://openalex.org/W6676382792","https://openalex.org/W6720287072"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W3088373974","https://openalex.org/W2806771822","https://openalex.org/W2140497172"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"SoC":[4,83],"test":[5,16,34,69,98],"architecture":[6],"generation":[7],"framework.":[8],"It":[9],"contains":[10],"a":[11,82,94],"database":[12,39],"which":[13,29,58],"stores":[14],"the":[15,41,45,49,56,74,96],"cost":[17,35],"information":[18],"on":[19],"several":[20,91],"DFTs":[21],"for":[22,33,78],"every":[23],"core,":[24],"and":[25,55],"DFT":[26,31,50,76,88],"selection":[27,32,51,89],"part":[28],"performs":[30],"minimization":[36],"using":[37,73],"this":[38],"in":[40,68,81],"early":[42],"phase":[43],"of":[44],"design":[46],"flow.":[47],"Moreover,":[48],"problem":[52],"is":[53,61,101],"formulated":[54],"algorithm":[57],"solves":[59],"it":[60],"proposed":[62],"Experimental":[63],"results":[64],"showed":[65],"that":[66],"bottlenecks":[67],"application":[70,99],"time":[71,100],"when":[72],"single":[75],"method":[77],"all":[79],"cores":[80],"are":[84],"reduced":[85],"by":[86],"performing":[87],"from":[90],"DFTs.":[92],"As":[93],"result,":[95],"whole":[97],"drastically":[102],"shortened.":[103]},"counts_by_year":[],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}