{"id":"https://openalex.org/W2115288137","doi":"https://doi.org/10.1109/ats.1996.555158","title":"On current testing of Josephson logic circuits using the 4JL gate family","display_name":"On current testing of Josephson logic circuits using the 4JL gate family","publication_year":2002,"publication_date":"2002-12-24","ids":{"openalex":"https://openalex.org/W2115288137","doi":"https://doi.org/10.1109/ats.1996.555158","mag":"2115288137"},"language":"en","primary_location":{"id":"doi:10.1109/ats.1996.555158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.1996.555158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth Asian Test Symposium (ATS'96)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084876589","display_name":"Teruhiko Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Yamada","raw_affiliation_strings":["Department of Computer Science, Meiji University, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Meiji University, Kawasaki, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101585539","display_name":"Toru Sasaki","orcid":"https://orcid.org/0000-0003-3194-6870"},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sasaki","raw_affiliation_strings":["Department of Computer Science, Meiji University, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Meiji University, Kawasaki, Japan","institution_ids":["https://openalex.org/I16656306"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084876589"],"corresponding_institution_ids":["https://openalex.org/I16656306"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20886812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"189","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13531","display_name":"Surface and Thin Film Phenomena","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13531","display_name":"Surface and Thin Film Phenomena","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.719620943069458},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6288471221923828},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5944523811340332},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.526392936706543},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5207719206809998},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5129391551017761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5101469159126282},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.49111220240592957},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.45093923807144165},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4162990152835846},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35919928550720215},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2895333468914032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2678294777870178}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.719620943069458},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6288471221923828},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5944523811340332},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.526392936706543},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5207719206809998},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5129391551017761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5101469159126282},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.49111220240592957},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.45093923807144165},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4162990152835846},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35919928550720215},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2895333468914032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2678294777870178}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.1996.555158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.1996.555158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth Asian Test Symposium (ATS'96)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320315052","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1964043534","https://openalex.org/W1979950776","https://openalex.org/W1984659458","https://openalex.org/W2008263974","https://openalex.org/W2017520945","https://openalex.org/W2035343130","https://openalex.org/W2085868692","https://openalex.org/W2149824380","https://openalex.org/W2796880069","https://openalex.org/W3104443652"],"related_works":["https://openalex.org/W24944685","https://openalex.org/W2063209251","https://openalex.org/W1980349267","https://openalex.org/W2350960814","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W4224111724","https://openalex.org/W2352376183","https://openalex.org/W6024065","https://openalex.org/W3010731809"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"limitations":[3],"of":[4,9,16,34,46],"logic":[5,13,20,59,76],"testing":[6,11,60,77,101],"and":[7,38,43,61],"capabilities":[8],"current":[10,18,44,62,90,100],"for":[12,103],"circuits":[14],"consisting":[15],"the":[17,35,41,54],"injection":[19],"gates":[21,48],"with":[22],"four":[23],"Josephson":[24,104],"junctions":[25],"(4JL":[26],"gates).":[27],"We":[28,95],"have":[29,96],"specified":[30],"typical":[31],"fabrication":[32],"defects":[33,71],"4JL":[36],"gates,":[37],"then":[39],"investigated":[40],"voltage":[42],"behavior":[45],"defective":[47],"by":[49,58,75,86],"SPICE":[50],"simulation":[51,65],"to":[52],"evaluate":[53],"defect":[55,82],"coverage":[56,83],"achieved":[57],"testing.":[63],"The":[64],"results":[66],"show":[67],"that":[68],"almost":[69],"half":[70],"cannot":[72],"be":[73],"detected":[74],"while":[78],"more":[79],"than":[80],"90%":[81],"is":[84],"achievable":[85],"monitoring":[87],"power":[88],"supply":[89],"under":[91],"multiple":[92],"test":[93],"vectors.":[94],"also":[97],"proposed":[98],"a":[99],"scheme":[102],"combinational":[105],"circuits.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}