{"id":"https://openalex.org/W2776417308","doi":"https://doi.org/10.1109/asscc.2017.8240281","title":"A 7GHz-bandwidth 31.5 GHz FMCW-PLL with novel twin-VCOs structure in 65nm CMOS","display_name":"A 7GHz-bandwidth 31.5 GHz FMCW-PLL with novel twin-VCOs structure in 65nm CMOS","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2776417308","doi":"https://doi.org/10.1109/asscc.2017.8240281","mag":"2776417308"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2017.8240281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063433812","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-2737-9845"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065206845","display_name":"Jili Sheng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jili Sheng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100772272","display_name":"Ning Li","orcid":"https://orcid.org/0000-0001-9014-5913"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063433812"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7167,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74060305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7962130904197693},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7524421811103821},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5708813667297363},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5285624265670776},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5028002262115479},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4822588562965393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3789931535720825},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3606075644493103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3599228858947754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2511308193206787},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20090040564537048},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19997450709342957}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7962130904197693},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7524421811103821},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5708813667297363},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5285624265670776},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5028002262115479},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4822588562965393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3789931535720825},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3606075644493103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3599228858947754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2511308193206787},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20090040564537048},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19997450709342957}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2017.8240281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2043250436","https://openalex.org/W2150596293","https://openalex.org/W2290802847","https://openalex.org/W6696773881"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W1486070987","https://openalex.org/W1600405202","https://openalex.org/W2000633969","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W1978186604","https://openalex.org/W2976219355","https://openalex.org/W2144737022"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,88,111],"novel":[4,34],"fully":[5],"integrated":[6],"35GHz":[7],"frequency":[8,35,62],"modulated":[9],"continuous":[10],"wave":[11],"(FMCW)":[12],"PLL":[13,23,67,94],"with":[14],"twins-VCO":[15],"to":[16,42,48,50],"7GHz":[17],"sweeping":[18,36,49,53,58],"bandwidth.":[19],"The":[20,60,76,83,93],"proposed":[21,41,66],"FMCW":[22],"is":[24,40,68,73,80],"composed":[25],"of":[26,64,99,106],"twins-VCOs,":[27],"SDM":[28],"modulator":[29],"and":[30,70,104],"waveform":[31],"generator.":[32],"A":[33],"extension":[37],"(FSE)":[38],"technique":[39],"make":[43],"the":[44,57,65],"twin-VCOs":[45],"take":[46],"turns":[47],"realize":[51],"wide":[52],"bandwidth":[54],"without":[55],"sacrificing":[56],"time.":[59],"RMS":[61],"error":[63],"0.9MHz":[69],"phase":[71],"noise":[72],"-90dBc/Hz":[74],"@1MHz.":[75],"total":[77],"power":[78,105],"consumption":[79],"around":[81],"43mW.":[82],"chip":[84],"was":[85],"fabricated":[86],"in":[87],"65nm":[89],"LP":[90],"CMOS":[91],"technology.":[92],"consumes":[95],"an":[96],"active":[97],"area":[98],"0.91mm":[100],"<sup":[101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[103],"43mW":[107],"while":[108],"operating":[109],"at":[110],"1.2":[112],"V":[113],"single":[114],"supply.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}