{"id":"https://openalex.org/W2779122548","doi":"https://doi.org/10.1109/asscc.2017.8240205","title":"14nm Broadwell Xeon\u00ae processor family: Design methodologies and optimizations","display_name":"14nm Broadwell Xeon\u00ae processor family: Design methodologies and optimizations","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2779122548","doi":"https://doi.org/10.1109/asscc.2017.8240205","mag":"2779122548"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2017.8240205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051106404","display_name":"Mahesh K Kumashikar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mahesh K Kumashikar","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029346155","display_name":"Shridhar G Bendi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shridhar G Bendi","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015361807","display_name":"Srikanth Nimmagadda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srikanth Nimmagadda","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071077022","display_name":"Anup J Deka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup J Deka","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000064810","display_name":"Anil Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anil Agarwal","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051106404"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.9013,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76270985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.8232405185699463},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.7996188402175903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7121555209159851},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6764633655548096},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5944201946258545},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5570820569992065},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5230867862701416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47725436091423035},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3719823956489563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14681848883628845},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09039950370788574}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.8232405185699463},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.7996188402175903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7121555209159851},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6764633655548096},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5944201946258545},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5570820569992065},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5230867862701416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47725436091423035},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3719823956489563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14681848883628845},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09039950370788574},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2017.8240205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4000000059604645,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1504872746"],"related_works":["https://openalex.org/W2887282140","https://openalex.org/W2936534257","https://openalex.org/W2526069705","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W4297692848","https://openalex.org/W2214459866","https://openalex.org/W2887672844","https://openalex.org/W2295585735","https://openalex.org/W2035419609"],"abstract_inverted_index":{"This":[0,16,110],"paper":[1,111,134],"provides":[2,91],"details":[3],"on":[4,12,23,86,106,119],"the":[5,18,141,144],"new":[6],"Broadwell":[7,38],"server":[8,21,62,117],"product":[9,22],"family":[10],"designed":[11],"14nm":[13,120],"Intel":[14],"process.":[15],"was":[17],"first":[19],"Xeon\u00ae":[20],"this":[24],"process":[25,89,108,121],"node.":[26],"Low":[27],"power,":[28],"density":[29],"optimized":[30],"product,":[31],"Broadwell-DE,":[32],"has":[33,64],"upto":[34,65],"8":[35],"dual-threaded":[36],"64b":[37],"cores":[39],"[1],":[40],"12MB":[41],"L3":[42,70],"cache,":[43,71],"2":[44,49],"10GT/s":[45],"Ethernet":[46],"KR":[47],"lanes,":[48],"DDR4\u20132400MHz":[50],"memory":[51],"channels":[52,74],"and":[53,75,124,131],"24":[54,66],"8GT/s":[55],"PCIe":[56,77],"lanes.":[57,78],"Broadwell-SP,":[58],"a":[59,87,113],"high":[60],"performance":[61],"CPU,":[63],"dualthreaded":[67],"cores,":[68],"60MB":[69],"4":[72],"DDR4":[73],"48":[76],"While":[79],"introducing":[80],"servers":[81],"with":[82],"varying":[83],"segment":[84],"types":[85],"lead":[88],"node":[90,122],"business":[92],"advantages,":[93],"it":[94],"entails":[95],"designs":[96],"ability":[97],"to":[98,129],"operate":[99],"across":[100],"larger":[101],"window":[102],"of":[103,116,143],"operation":[104],"especially":[105],"evolving":[107],"collaterals.":[109],"shows":[112],"case":[114],"study":[115],"chips":[118],"[2],":[123],"methodologies":[125],"that":[126],"were":[127],"used":[128],"debug":[130],"productize.":[132],"The":[133],"will":[135],"show":[136],"silicon":[137],"results":[138],"which":[139],"support":[140],"strength":[142],"methodology.":[145]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}