{"id":"https://openalex.org/W3144550781","doi":"https://doi.org/10.1109/aspdac.2011.5722158","title":"A 58–63.6GHz quadrature PLL frequency synthesizer using dual-injection technique","display_name":"A 58–63.6GHz quadrature PLL frequency synthesizer using dual-injection technique","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3144550781","doi":"https://doi.org/10.1109/aspdac.2011.5722158","mag":"3144550781"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039830680","display_name":"Ahmed Musa","orcid":"https://orcid.org/0000-0001-6364-1719"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ahmed Musa","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006520149","display_name":"Rui Murakami","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Rui Murakami","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017931596","display_name":"Takahiro Sato","orcid":"https://orcid.org/0000-0003-2202-0910"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Sato","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047188476","display_name":"Win Chaivipas","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Win Chaivipas","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064086312","display_name":"Kenichi Okada","orcid":"https://orcid.org/0000-0002-1082-7672"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Okada","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111453629","display_name":"Akira Matsuzawa","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Matsuzawa","raw_affiliation_strings":["Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department Physical Electronics, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5039830680"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67196929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"101","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8903194069862366},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.773419976234436},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7474573850631714},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6820118427276611},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.639586329460144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5865626335144043},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.545997142791748},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5211824774742126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3914477527141571},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35259461402893066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2851114273071289}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8903194069862366},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.773419976234436},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7474573850631714},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6820118427276611},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.639586329460144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5865626335144043},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.545997142791748},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5211824774742126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3914477527141571},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35259461402893066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2851114273071289}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308341","display_name":"Canon Foundation in Europe","ror":"https://ror.org/03sjs8573"},{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2010817526","https://openalex.org/W2085519149","https://openalex.org/W2122908758","https://openalex.org/W6653108542"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2371350995","https://openalex.org/W2359366503","https://openalex.org/W2353586717","https://openalex.org/W2350523680","https://openalex.org/W2374761771","https://openalex.org/W2379961307","https://openalex.org/W2354027044","https://openalex.org/W2376421545","https://openalex.org/W3176205612"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,11,33,40,58,66,77],"60GHz":[4,46,72],"quadrature":[5],"PLL":[6,35,51],"frequency":[7,41],"synthesizer":[8,29],"that":[9,36],"has":[10],"tuning":[12],"range":[13],"capable":[14],"of":[15,69],"covering":[16],"the":[17,22,45,49,53],"whole":[18],"band":[19],"specified":[20],"by":[21],"IEEE802.15.3c":[23],"with":[24,39],"exceptional":[25],"phase":[26,67],"noise.":[27],"The":[28],"is":[30,37],"constructed":[31],"using":[32,57],"20GHz":[34,50],"coupled":[38],"tripler":[42],"to":[43],"generate":[44],"signal.":[47],"Both":[48],"and":[52,62],"ILO":[54],"were":[55],"fabricated":[56],"65nm":[59],"CMOS":[60],"process":[61],"measurement":[63],"results":[64],"show":[65],"noise":[68],"-96dBc/Hz":[70],"at":[71],"while":[73],"consuming":[74],"77.5mW":[75],"from":[76],"1.2V":[78],"supply.":[79]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}