{"id":"https://openalex.org/W7134888125","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420825","title":"Timing-Aware Optimization of Die-Level Routing and TDM Assignment for Multi-FPGA Systems","display_name":"Timing-Aware Optimization of Die-Level Routing and TDM Assignment for Multi-FPGA Systems","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7134888125","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420825"},"language":null,"primary_location":{"id":"doi:10.1109/asp-dac66049.2026.11420825","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032151017","display_name":"Yijun Chen","orcid":"https://orcid.org/0009-0004-6644-5122"},"institutions":[{"id":"https://openalex.org/I139759216","display_name":"Beijing University of Posts and Telecommunications","ror":"https://ror.org/04w9fbh59","country_code":"CN","type":"education","lineage":["https://openalex.org/I139759216"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yijun Chen","raw_affiliation_strings":["Beijing University of Posts and Telecommunications,Beijing,China,100876"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing University of Posts and Telecommunications,Beijing,China,100876","institution_ids":["https://openalex.org/I139759216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100673434","display_name":"Haoyuan Li","orcid":"https://orcid.org/0000-0001-9135-4346"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyuan Li","raw_affiliation_strings":["BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032253165","display_name":"Chunyan Pei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyan Pei","raw_affiliation_strings":["BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016813457","display_name":"Jianwang Zhai","orcid":"https://orcid.org/0000-0002-1581-3536"},"institutions":[{"id":"https://openalex.org/I139759216","display_name":"Beijing University of Posts and Telecommunications","ror":"https://ror.org/04w9fbh59","country_code":"CN","type":"education","lineage":["https://openalex.org/I139759216"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianwang Zhai","raw_affiliation_strings":["Beijing University of Posts and Telecommunications,Beijing,China,100876"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing University of Posts and Telecommunications,Beijing,China,100876","institution_ids":["https://openalex.org/I139759216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027087200","display_name":"Kang Zhao","orcid":"https://orcid.org/0000-0003-0502-8523"},"institutions":[{"id":"https://openalex.org/I139759216","display_name":"Beijing University of Posts and Telecommunications","ror":"https://ror.org/04w9fbh59","country_code":"CN","type":"education","lineage":["https://openalex.org/I139759216"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kang Zhao","raw_affiliation_strings":["Beijing University of Posts and Telecommunications,Beijing,China,100876"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing University of Posts and Telecommunications,Beijing,China,100876","institution_ids":["https://openalex.org/I139759216"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019901675","display_name":"Wei Yu","orcid":"https://orcid.org/0000-0002-0022-3701"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjian Yu","raw_affiliation_strings":["BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18295784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1063","last_page":"1069"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7541999816894531,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7541999816894531,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1444000005722046,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.049400001764297485,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4657000005245209},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.34139999747276306},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.29109999537467957},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.28630000352859497},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.27480000257492065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.632099986076355},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4657000005245209},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.421099990606308},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.34139999747276306},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.29109999537467957},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2842999994754791},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27869999408721924},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2685999870300293},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.2554999887943268},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.25110000371932983}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac66049.2026.11420825","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44279247522354126,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1992578807","https://openalex.org/W1998679126","https://openalex.org/W2054922540","https://openalex.org/W2109560035","https://openalex.org/W2148658001","https://openalex.org/W2799501948","https://openalex.org/W2899799513","https://openalex.org/W2998727840","https://openalex.org/W3034300466","https://openalex.org/W3092111355","https://openalex.org/W3092302326","https://openalex.org/W4200477342","https://openalex.org/W4389159459","https://openalex.org/W4389919621","https://openalex.org/W4401414205"],"related_works":[],"abstract_inverted_index":{"The":[0,70],"escalating":[1],"scale":[2],"and":[3,35,43,58,83],"complexity":[4],"of":[5],"modern":[6],"circuits":[7],"demand":[8],"multi-FPGA":[9],"emulation":[10],"platforms":[11],"that":[12,94],"incorporate":[13],"multi-die":[14],"architectures.":[15],"However,":[16],"most":[17],"existing":[18,106],"routers":[19],"remain":[20],"FPGA-level,":[21],"optimizing":[22],"wire-length":[23],"or":[24],"total":[25],"Time-Division":[26],"Multiplexing":[27],"(TDM)":[28],"ratios":[29],"while":[30],"disregarding":[31],"die-level":[32,56,77],"load":[33],"imbalance":[34],"path-level":[36],"slack.":[37,69],"They":[38],"result":[39],"in":[40],"suboptimal":[41],"performance":[42],"timing":[44,68,80,85],"violations.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"propose":[50],"a":[51,74,84],"timing-aware":[52,75],"co-optimization":[53],"framework":[54],"for":[55],"routing":[57],"TDM":[59,87],"assignment,":[60],"explicitly":[61],"linking":[62],"physical":[63],"constraints":[64],"to":[65],"critical":[66],"path":[67,81],"proposed":[71,96],"flow":[72],"features":[73],"load-balanced":[76],"router":[78],"with":[79],"compression":[82],"graph-based":[86],"assignment.":[88],"Experiments":[89],"on":[90],"industrial":[91],"designs":[92],"show":[93],"the":[95,99,105],"method":[97],"improves":[98],"worst-path":[100],"slack":[101],"by":[102],"98%":[103],"over":[104],"methods.":[107]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-03-12T00:00:00"}