{"id":"https://openalex.org/W3005219582","doi":"https://doi.org/10.1109/asicon47005.2019.8983593","title":"A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period","display_name":"A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005219582","doi":"https://doi.org/10.1109/asicon47005.2019.8983593","mag":"3005219582"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100681914","display_name":"Shumin Zhang","orcid":"https://orcid.org/0000-0003-2777-3938"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shumin Zhang","raw_affiliation_strings":["State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028059173","display_name":"Yuefeng Cao","orcid":"https://orcid.org/0000-0003-1000-9079"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuefeng Cao","raw_affiliation_strings":["State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University),Shanghai,CHINA,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System (Fudan University), Shanghai, CHINA","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100681914"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0978,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46066166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.8219860792160034},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.73543381690979},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7037095427513123},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.5589851140975952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5574712753295898},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.545381486415863},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5384701490402222},{"id":"https://openalex.org/keywords/synthetic-aperture-radar","display_name":"Synthetic aperture radar","score":0.5029935240745544},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.48600444197654724},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4527481198310852},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4487614929676056},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42332881689071655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26264655590057373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22256481647491455},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20839610695838928},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17916280031204224},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1754130721092224},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16172060370445251},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11554846167564392},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.10640794038772583}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.8219860792160034},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.73543381690979},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7037095427513123},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.5589851140975952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5574712753295898},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.545381486415863},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5384701490402222},{"id":"https://openalex.org/C87360688","wikidata":"https://www.wikidata.org/wiki/Q740686","display_name":"Synthetic aperture radar","level":2,"score":0.5029935240745544},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.48600444197654724},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4527481198310852},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4487614929676056},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42332881689071655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26264655590057373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22256481647491455},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20839610695838928},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17916280031204224},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1754130721092224},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16172060370445251},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11554846167564392},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.10640794038772583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1976807891","https://openalex.org/W2164251692","https://openalex.org/W2175250124","https://openalex.org/W2564345649","https://openalex.org/W2760532619","https://openalex.org/W2801346160","https://openalex.org/W2810082459","https://openalex.org/W2908863539","https://openalex.org/W2910220305"],"related_works":["https://openalex.org/W4206356469","https://openalex.org/W2759515872","https://openalex.org/W2904640696","https://openalex.org/W2511822798","https://openalex.org/W2942561789","https://openalex.org/W4390693196","https://openalex.org/W2542593952","https://openalex.org/W2207354743","https://openalex.org/W4391384761","https://openalex.org/W2416586275"],"abstract_inverted_index":{"A":[0,51],"10b":[1],"SAR":[2,25],"ADC":[3,18,47,93,106],"which":[4,38],"can":[5],"be":[6],"used":[7],"as":[8],"the":[9,22,69,84,88,105],"last":[10],"stage":[11],"in":[12,32,45,67,87,96],"a":[13,33,40],"high-speed":[14,24,78],"and":[15,64,102,109,119],"high-resolution":[16],"pipelined-SAR":[17,46],"is":[19,36,39,58,73,80,94,130],"proposed.":[20],"With":[21],"presented":[23],"logic,":[26],"more":[27],"than":[28],"half":[29],"of":[30,71,77,83,116,122],"time":[31],"sampling":[34],"period":[35],"unused,":[37],"benefit":[41],"for":[42],"other":[43],"stages":[44],"with":[48,54,62,113],"tighter":[49],"timing.":[50],"unit":[52],"capacitor":[53],"low":[55],"parasitic":[56],"effect":[57],"also":[59],"presented.":[60],"Together":[61],"redundancy":[63],"carefully":[65],"placement":[66],"layout,":[68],"linearity":[70],"CDAC":[72],"improved.":[74],"The":[75,91,125],"noise":[76],"comparator":[79],"decreased":[81],"because":[82],"enlarged":[85],"size":[86],"input":[89],"MOSFETs.":[90],"prototype":[92],"implemented":[95],"UMC":[97],"28nm":[98],"process.":[99],"At":[100],"250MS/s":[101],"1.05V":[103],"supply,":[104],"consumes":[107],"3.23mW":[108],"achieves":[110],"9.34b":[111],"ENOB":[112],"an":[114,120],"SFDR":[115],"79.9":[117],"dB":[118],"SNDR":[121],"58.0":[123],"dB.":[124],"FoM":[126],"<sub":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">w</sub>":[129],"22.46":[131],"fJ/conv.step.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}