{"id":"https://openalex.org/W3004802069","doi":"https://doi.org/10.1109/asicon47005.2019.8983582","title":"A radiation resistant library based on DICE and fault-tolerant delay filtering techniques in CMOS 0.18\u03bcm technology","display_name":"A radiation resistant library based on DICE and fault-tolerant delay filtering techniques in CMOS 0.18\u03bcm technology","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004802069","doi":"https://doi.org/10.1109/asicon47005.2019.8983582","mag":"3004802069"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115589265","display_name":"Yangsheng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]},{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yangsheng Wang","raw_affiliation_strings":["Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102959947","display_name":"Yanyan Gao","orcid":"https://orcid.org/0000-0002-3463-9553"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]},{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanyan Gao","raw_affiliation_strings":["Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000359695","display_name":"Chong Feng","orcid":"https://orcid.org/0000-0002-6645-7703"},"institutions":[{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]},{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chong Feng","raw_affiliation_strings":["Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100331318","display_name":"Nan Zhang","orcid":"https://orcid.org/0000-0003-0403-0285"},"institutions":[{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]},{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nan Zhang","raw_affiliation_strings":["Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology,Department of Microelectronics,Heilongjiang,China,150001","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5115589265"],"corresponding_institution_ids":["https://openalex.org/I204983213","https://openalex.org/I4210161462"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16238099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dice","display_name":"Dice","score":0.7247897982597351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5779725313186646},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5574999451637268},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5546132326126099},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5375205278396606},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5332431793212891},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5086275339126587},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44637593626976013},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4280010759830475},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.42767447233200073},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.39065903425216675},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33532917499542236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2844655513763428},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2371683120727539},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22754794359207153},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11083725094795227}],"concepts":[{"id":"https://openalex.org/C22029948","wikidata":"https://www.wikidata.org/wiki/Q45089","display_name":"Dice","level":2,"score":0.7247897982597351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5779725313186646},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5574999451637268},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5546132326126099},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5375205278396606},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5332431793212891},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5086275339126587},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44637593626976013},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4280010759830475},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.42767447233200073},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.39065903425216675},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33532917499542236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2844655513763428},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2371683120727539},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22754794359207153},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11083725094795227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2169370034","https://openalex.org/W2373063903"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W2110487025","https://openalex.org/W2096675110","https://openalex.org/W1591214607","https://openalex.org/W2157277696","https://openalex.org/W2066871890","https://openalex.org/W2071237164","https://openalex.org/W2337636225","https://openalex.org/W2141681810","https://openalex.org/W2063209251"],"abstract_inverted_index":{"A":[0,108],"radiation":[1,65],"resistant":[2],"standard":[3,71],"cell":[4,18,72],"library":[5,19,73,137],"is":[6,140],"completed":[7],"based":[8],"on":[9],"SMIC":[10],"0.18":[11],"\u03bcm":[12],"technology":[13],"in":[14,35,47,69,95,105],"this":[15],"paper.":[16],"Standard":[17],"includes":[20],"combinatorial":[21,36],"logic":[22,26,37,49,61,67,88,100],"cells":[23,68,89,101],"and":[24,39,54,83,98,121,127,135],"sequential":[25,48,99],"cells.":[27,50,62],"SET":[28],"(Single":[29,41],"Event":[30,42,52],"Transient)":[31],"effect":[32,44],"always":[33,45],"occurs":[34,46],"cells,":[38,134],"SEU":[40],"Upset)":[43],"SEL(Single":[51],"Latchup)":[53],"TID(Total":[55],"Ionizing":[56],"Dose)":[57],"effects":[58],"affect":[59],"all":[60,133],"According":[63],"to":[64,114,147],"effects,":[66],"the":[70,80,84,115,119,136,149,152],"are":[74,130],"designed":[75],"with":[76],"harden":[77],"methods":[78],"at":[79],"circuit":[81,96,106],"level":[82],"layout":[85,116],"level.":[86],"Combination":[87],"adopt":[90],"fault-tolerant":[91],"delay":[92],"filtering":[93],"method":[94],"level,":[97],"use":[102,144],"DICE":[103],"structure":[104],"design.":[107],"guard":[109],"ring":[110],"has":[111],"been":[112],"added":[113],"design":[117],"for":[118,132],"SEL":[120],"TID":[122],"effects.":[123],"Then":[124],"physical":[125],"information":[126,129],"timing":[128],"extracted":[131],"building":[138],"process":[139],"completed.":[141],"Finally":[142],"we":[143],"EDA":[145],"tools":[146],"verify":[148],"availability":[150],"of":[151],"anti-radiation":[153],"library.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}