{"id":"https://openalex.org/W3004553509","doi":"https://doi.org/10.1109/asicon47005.2019.8983569","title":"Scheduling Algorithm Based on System of Difference Constraints Using Network Flow","display_name":"Scheduling Algorithm Based on System of Difference Constraints Using Network Flow","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004553509","doi":"https://doi.org/10.1109/asicon47005.2019.8983569","mag":"3004553509"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103024871","display_name":"H. W. Jiang","orcid":"https://orcid.org/0000-0002-3759-2228"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hao Jiang","raw_affiliation_strings":["State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yang Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Fan","raw_affiliation_strings":["State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC &#x0026; System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103024871"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20060752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7488588094711304},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.7203980684280396},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.6979677081108093},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.6714482307434082},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.6340911388397217},{"id":"https://openalex.org/keywords/round-robin-scheduling","display_name":"Round-robin scheduling","score":0.6293306350708008},{"id":"https://openalex.org/keywords/earliest-deadline-first-scheduling","display_name":"Earliest deadline first scheduling","score":0.5885891914367676},{"id":"https://openalex.org/keywords/flow-shop-scheduling","display_name":"Flow shop scheduling","score":0.5406602621078491},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5217764973640442},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49154266715049744},{"id":"https://openalex.org/keywords/fixed-priority-pre-emptive-scheduling","display_name":"Fixed-priority pre-emptive scheduling","score":0.45245182514190674},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4320811629295349},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.37398993968963623},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14955270290374756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11482146382331848},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08639881014823914},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.08155909180641174},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.073924720287323}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7488588094711304},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.7203980684280396},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.6979677081108093},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.6714482307434082},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.6340911388397217},{"id":"https://openalex.org/C175893541","wikidata":"https://www.wikidata.org/wiki/Q1196582","display_name":"Round-robin scheduling","level":4,"score":0.6293306350708008},{"id":"https://openalex.org/C32310161","wikidata":"https://www.wikidata.org/wiki/Q666365","display_name":"Earliest deadline first scheduling","level":5,"score":0.5885891914367676},{"id":"https://openalex.org/C158336966","wikidata":"https://www.wikidata.org/wiki/Q3074426","display_name":"Flow shop scheduling","level":4,"score":0.5406602621078491},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5217764973640442},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49154266715049744},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.45245182514190674},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4320811629295349},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.37398993968963623},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14955270290374756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11482146382331848},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08639881014823914},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.08155909180641174},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.073924720287323}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W241117969","https://openalex.org/W1977545325","https://openalex.org/W1986207994","https://openalex.org/W2018055497","https://openalex.org/W2071189607","https://openalex.org/W2093842169","https://openalex.org/W2100882463","https://openalex.org/W2101374363","https://openalex.org/W2104359692","https://openalex.org/W2122967269","https://openalex.org/W2147088458","https://openalex.org/W2166029537","https://openalex.org/W2167220901","https://openalex.org/W4206153422","https://openalex.org/W4213060235"],"related_works":["https://openalex.org/W4300092030","https://openalex.org/W1545991362","https://openalex.org/W2184166483","https://openalex.org/W3184267879","https://openalex.org/W2167574351","https://openalex.org/W4386128920","https://openalex.org/W2404383452","https://openalex.org/W2545511463","https://openalex.org/W2557471897","https://openalex.org/W2912206708"],"abstract_inverted_index":{"As":[0],"an":[1],"essential":[2],"step":[3],"in":[4,16,51,95,120],"High-Level":[5],"Synthesis":[6],"(HLS)":[7],"tools,":[8],"scheduling":[9,41,55,60,80,86,99,122],"algorithm":[10,32,81,87,119,123],"has":[11,92],"displayed":[12],"a":[13,21,25,44],"decisive":[14],"character":[15],"the":[17,52,59,72,109,113],"process":[18],"that":[19,112],"transforms":[20,40],"behavioral":[22],"specification":[23],"into":[24,43,62,79],"register":[26],"transfer":[27],"level":[28],"(RTL)":[29],"circuit.":[30],"Scheduling":[31],"based":[33,100],"on":[34,101],"system":[35],"of":[36,54,65,74,108,115],"difference":[37,67],"constraints":[38,61,64],"(SDC)":[39],"problem":[42,48],"special":[45],"linear-programming":[46,103],"mathematic":[47,63,104],"by":[49],"bringing":[50],"conception":[53],"variables":[56],"and":[57],"transforming":[58],"integer":[66],"form.":[68],"In":[69],"this":[70],"paper,":[71],"method":[73],"applying":[75],"min-cost":[76,89,116],"network":[77,90,117],"flow":[78,91,118],"is":[82,111,124],"proposed.":[83],"Through":[84],"experiment,":[85],"applied":[88],"more":[93],"advantages":[94],"time":[96],"complexity":[97],"than":[98],"traditional":[102],"algorithm.":[105],"The":[106],"conclusion":[107],"experiment":[110],"application":[114],"HLS":[121],"feasible.":[125]},"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}
