{"id":"https://openalex.org/W3005442514","doi":"https://doi.org/10.1109/asicon47005.2019.8983487","title":"Automatic Hardware Design Tool Based on Reusing Transformation","display_name":"Automatic Hardware Design Tool Based on Reusing Transformation","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005442514","doi":"https://doi.org/10.1109/asicon47005.2019.8983487","mag":"3005442514"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073675901","display_name":"Chongzhou Fang","orcid":"https://orcid.org/0009-0003-8942-7384"},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]},{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chongzhou Fang","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]},{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027587940","display_name":"Zaichen Zhang","orcid":"https://orcid.org/0000-0003-4301-8713"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]},{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zaichen Zhang","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]},{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072916702","display_name":"Xiaohu You","orcid":"https://orcid.org/0000-0002-0809-8511"},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]},{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohu You","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]},{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100380082","display_name":"Chuan Zhang","orcid":"https://orcid.org/0000-0002-7736-6487"},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]},{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuan Zhang","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]},{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS), National Mobile Communications Research Laboratory, Southeast University, Nanjing, China, Purple Mountain Laboratories, Nanjing, China","institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073675901"],"corresponding_institution_ids":["https://openalex.org/I4210155350","https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.4815,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63983825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7976756691932678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7875291705131531},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7056002020835876},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6575362682342529},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6284158229827881},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.556104838848114},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.5464630126953125},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5406913161277771},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.540481686592102},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4760536849498749},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46997255086898804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46563971042633057},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.460782915353775},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.41163623332977295},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2990274429321289},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17229121923446655},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16475528478622437},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.10435950756072998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09558853507041931}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7976756691932678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7875291705131531},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7056002020835876},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6575362682342529},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6284158229827881},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.556104838848114},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.5464630126953125},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5406913161277771},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.540481686592102},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4760536849498749},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46997255086898804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46563971042633057},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.460782915353775},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.41163623332977295},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2990274429321289},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17229121923446655},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16475528478622437},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.10435950756072998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09558853507041931},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W603465109","https://openalex.org/W1501488688","https://openalex.org/W2024381286","https://openalex.org/W2145601734","https://openalex.org/W2289252105","https://openalex.org/W2585259630","https://openalex.org/W2761085955","https://openalex.org/W2774003827","https://openalex.org/W2795915628","https://openalex.org/W2963096830","https://openalex.org/W4205104605","https://openalex.org/W6746693385"],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W127546600","https://openalex.org/W4214657400","https://openalex.org/W2153401337","https://openalex.org/W2386257256","https://openalex.org/W2132512458","https://openalex.org/W2544421437"],"abstract_inverted_index":{"Automatic":[0],"hardware":[1,29,53],"design":[2,20,30,54,79],"is":[3,33],"currently":[4],"drawing":[5],"research":[6],"attentions":[7],"as":[8,49],"it":[9],"has":[10],"the":[11,43,51],"potential":[12],"to":[13,35,87],"free":[14],"designers":[15],"from":[16],"low":[17],"level":[18,64],"manual":[19],"process.":[21],"In":[22],"this":[23,78],"paper,":[24],"we":[25],"propose":[26],"an":[27],"automatic":[28],"tool,":[31],"which":[32],"able":[34],"automatically":[36,56],"perform":[37,83],"reusing":[38],"transformation":[39],"on":[40],"circuits.":[41],"With":[42],"number":[44],"of":[45,69],"available":[46],"computation":[47],"modules":[48],"input,":[50],"proposed":[52],"tool":[55,80],"designs":[57],"circuit":[58],"and":[59],"generates":[60],"corresponding":[61],"register":[62],"transfer":[63],"(RTL)":[65],"codes":[66],"in":[67],"term":[68],"Verilog":[70],"HDL.":[71],"Our":[72],"FPGA":[73],"implementation":[74],"results":[75],"show":[76],"that":[77],"can":[81],"efficiently":[82],"resource":[84],"planning":[85],"according":[86],"user":[88],"specifications.":[89]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}