{"id":"https://openalex.org/W1980904075","doi":"https://doi.org/10.1109/asicon.2011.6157322","title":"A reconfigurable linear array processor architecture for data parallel and computation intensive applications","display_name":"A reconfigurable linear array processor architecture for data parallel and computation intensive applications","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1980904075","doi":"https://doi.org/10.1109/asicon.2011.6157322","mag":"1980904075"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108155926","display_name":"Yucheng Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yucheng Liu","raw_affiliation_strings":["Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Department of microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115593492","display_name":"Jing Xie","orcid":"https://orcid.org/0000-0001-6113-1336"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Xie","raw_affiliation_strings":["Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Department of microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Department of microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108155926"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6408323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"783","last_page":"786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.8062350749969482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7526208162307739},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7179813385009766},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.6446317434310913},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5825070142745972},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5460886359214783},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.524744987487793},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.47108471393585205},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.45050597190856934},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3458440899848938},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3423728942871094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14600566029548645},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0707986056804657}],"concepts":[{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.8062350749969482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526208162307739},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7179813385009766},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.6446317434310913},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5825070142745972},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5460886359214783},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.524744987487793},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.47108471393585205},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.45050597190856934},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3458440899848938},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3423728942871094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14600566029548645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0707986056804657},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1528251595","https://openalex.org/W2004287193","https://openalex.org/W2025787141","https://openalex.org/W2098284001","https://openalex.org/W2105065484","https://openalex.org/W2105815873","https://openalex.org/W2121082877","https://openalex.org/W4256216617","https://openalex.org/W6631523319"],"related_works":["https://openalex.org/W2395339021","https://openalex.org/W2129360402","https://openalex.org/W2080342459","https://openalex.org/W260583283","https://openalex.org/W1980904075","https://openalex.org/W2066809891","https://openalex.org/W2123707282","https://openalex.org/W2172119162","https://openalex.org/W2051030878","https://openalex.org/W1536789313"],"abstract_inverted_index":{"Recent":[0],"embedded":[1],"systems":[2],"have":[3,26,35],"switched":[4],"to":[5,41],"parallel":[6,63],"microprocessors.":[7],"Linear":[8],"array":[9,13,57,77],"processors":[10,14],"and":[11,29,64,88,99],"2-D":[12],"are":[15],"two":[16],"classifications":[17],"for":[18,90],"the":[19,33,43,69,74,79,91],"processing":[20],"element":[21],"(PE)":[22],"interconnection.":[23],"The":[24],"former":[25],"better":[27,36],"expansibility":[28],"greater":[30],"throughput":[31],"while":[32],"later":[34],"communication":[37],"efficiency.":[38],"In":[39],"order":[40],"improve":[42],"communicat":[44],"ion":[45],"efficiency":[46],"without":[47],"losing":[48],"expansibility,":[49],"this":[50],"paper":[51],"introduces":[52],"RLAP,":[53],"a":[54],"reconfigurable":[55],"linear":[56,76],"processor":[58],"architecture,":[59],"targeted":[60],"at":[61],"data":[62],"computation":[65],"intensive":[66],"applications":[67,92],"in":[68],"video":[70],"domain.":[71],"Compared":[72],"with":[73],"conventional":[75],"processors,":[78],"performance":[80],"of":[81,93],"RLAP":[82],"improves":[83],"by":[84],"8.7":[85],"times,":[86],"104%":[87],"10.8%":[89],"8\u00d78":[94,97],"matrix":[95],"transpose,":[96],"DCT":[98],"16\u00d716":[100],"SAD.":[101]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}