{"id":"https://openalex.org/W2127695456","doi":"https://doi.org/10.1109/asicon.2011.6157272","title":"A study of frequency synthesizer for AT-DMB applications","display_name":"A study of frequency synthesizer for AT-DMB applications","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2127695456","doi":"https://doi.org/10.1109/asicon.2011.6157272","mag":"2127695456"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112577054","display_name":"Jun Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jun Cheng","raw_affiliation_strings":["Department of Electronic Engineering, Soongsil University, Seoul, South Korea","Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]},{"raw_affiliation_string":"Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111927979","display_name":"Sung Hoon Bang","orcid":null},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung Hoon Bang","raw_affiliation_strings":["Department of Electronic Engineering, Soongsil University, Seoul, South Korea","Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]},{"raw_affiliation_string":"Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110227284","display_name":"Nak Yoon Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Nak Yoon Kim","raw_affiliation_strings":["Department of Electronic Engineering, Soongsil University, Seoul, South Korea","Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]},{"raw_affiliation_string":"Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101418830","display_name":"Yong Moon","orcid":null},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yong Moon","raw_affiliation_strings":["Department of Electronic Engineering, Soongsil University, Seoul, South Korea","Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]},{"raw_affiliation_string":"Department of Electronic Engineering, SoongSil Univ, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112577054"],"corresponding_institution_ids":["https://openalex.org/I141371507"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15125202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"582","last_page":"585"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8707318305969238},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6633915305137634},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5907330513000488},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5730620622634888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5482465028762817},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5441710352897644},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44218480587005615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43541592359542847},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.34607475996017456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2623371481895447},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.16948506236076355}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8707318305969238},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6633915305137634},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5907330513000488},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5730620622634888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5482465028762817},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5441710352897644},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44218480587005615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43541592359542847},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.34607475996017456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2623371481895447},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.16948506236076355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2106832348","https://openalex.org/W2135960608","https://openalex.org/W2166682348","https://openalex.org/W6684462243"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"This":[0,36],"paper":[1],"introduces":[2],"the":[3,6,21,25],"design":[4],"of":[5],"frequency":[7,22,26,37],"synthesizer":[8,23,38],"for":[9,20,33],"AT-DMB.":[10],"0.18um":[11],"CMOS":[12],"process":[13],"with":[14],"1.8V":[15],"supply":[16],"voltage":[17],"is":[18,28],"used":[19],"and":[24,46],"range":[27],"from":[29],"110MHz":[30],"to":[31],"522MHz":[32],"AT-DMB":[34],"applications.":[35],"has":[39],"good":[40],"linearity":[41],"by":[42],"controlling":[43],"tail":[44],"current":[45],"load":[47],"concurrently.":[48]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}