{"id":"https://openalex.org/W2024473618","doi":"https://doi.org/10.1109/asicon.2011.6157179","title":"Novel RRAM programming technology for instant-on and high-security FPGAs","display_name":"Novel RRAM programming technology for instant-on and high-security FPGAs","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2024473618","doi":"https://doi.org/10.1109/asicon.2011.6157179","mag":"2024473618"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014878478","display_name":"Wenxiang Jian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxiang Jian","raw_affiliation_strings":["ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103242777","display_name":"Yufeng Xie","orcid":"https://orcid.org/0000-0002-6541-2925"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufeng Xie","raw_affiliation_strings":["ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101779836","display_name":"Qing Dong","orcid":"https://orcid.org/0009-0000-3338-0378"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qing Dong","raw_affiliation_strings":["ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107957536","display_name":"Rui Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Yuan","raw_affiliation_strings":["ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101008265","display_name":"Yinyin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC&System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC&System State Key Laboratory, Department of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC&System State Key Lab, Dept. of Microelectronics, Fudan University, 825 Zhangheng Rd., 201203, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5034197769"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.75092113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8298091888427734},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8209267854690552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.635306179523468},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5215837359428406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4903988838195801},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.461700975894928},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46038225293159485},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.45225054025650024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3857870101928711},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2264530062675476},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20529091358184814},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09398296475410461},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08451023697853088}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8298091888427734},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8209267854690552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.635306179523468},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5215837359428406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4903988838195801},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.461700975894928},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46038225293159485},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.45225054025650024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3857870101928711},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2264530062675476},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20529091358184814},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09398296475410461},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08451023697853088}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2154879512"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2533127403","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W2783549708","https://openalex.org/W2410132916","https://openalex.org/W2104937488"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,33,39,105],"novel":[4],"RRAM":[5,30,45,86,111],"programming":[6,87,112],"technology":[7,46,88,113],"to":[8],"improve":[9],"the":[10,14,44,48,56,60,73,84,109],"security":[11],"and":[12,32,67],"shorten":[13],"startup":[15],"time":[16,97],"of":[17,27,104],"FPGAs.":[18],"A":[19,102],"9T2R":[20,53],"nonvolatile":[21],"SRAM":[22,36,74,90],"(nvSRAM)":[23],"cell":[24,37,54,75],"is":[25],"comprised":[26],"two":[28,61],"1T1R":[29,62],"cells":[31,63],"standard":[34,49],"6T":[35],"on":[38],"single":[40],"die":[41],"by":[42],"integrating":[43],"into":[47,72],"logic":[50,119],"process.":[51],"The":[52],"stores":[55],"configuration":[57],"bit":[58],"in":[59,64,76,91,117],"complementary":[65],"style":[66],"can":[68],"quicky":[69],"read":[70],"it":[71],"less":[77,95],"than":[78],"300":[79],"ps":[80],"at":[81],"power-on.":[82],"Besides,":[83],"proposed":[85,110],"excels":[89],"dynamic":[92],"reconfiguration":[93],"for":[94],"interrupt":[96],"or":[98],"small":[99],"area":[100],"overhead.":[101],"testchip":[103],"2-input":[106],"LUT":[107],"with":[108],"has":[114],"been":[115],"demonstated":[116],"0.13\u00b5m":[118],"technology.":[120]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}