{"id":"https://openalex.org/W2047829758","doi":"https://doi.org/10.1109/asicon.2011.6157145","title":"A multi-level arbitration and topology free streaming network for chip multiprocessor","display_name":"A multi-level arbitration and topology free streaming network for chip multiprocessor","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2047829758","doi":"https://doi.org/10.1109/asicon.2011.6157145","mag":"2047829758"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100370333","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0001-5416-0649"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111853008","display_name":"Andr\u00e9as Karlsson","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Andreas Karlsson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067365065","display_name":"Joar Sohl","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Joar Sohl","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111685044","display_name":"Magnus Pettersson","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Magnus Pettersson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011014977","display_name":"Dake Liu","orcid":"https://orcid.org/0000-0002-4644-4892"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Dake Liu","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100370333"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.7002,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71871309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028138875961304},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7109025716781616},{"id":"https://openalex.org/keywords/arbitration","display_name":"Arbitration","score":0.49025753140449524},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48761335015296936},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4607359766960144},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4470868408679962},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.44684213399887085},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4454513192176819},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4420596659183502},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.43612971901893616},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4038269519805908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3380643129348755},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1559859812259674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09751588106155396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028138875961304},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7109025716781616},{"id":"https://openalex.org/C160151201","wikidata":"https://www.wikidata.org/wiki/Q207946","display_name":"Arbitration","level":2,"score":0.49025753140449524},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48761335015296936},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4607359766960144},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4470868408679962},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.44684213399887085},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4454513192176819},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4420596659183502},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.43612971901893616},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4038269519805908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3380643129348755},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1559859812259674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09751588106155396},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1595370658","https://openalex.org/W2044194513","https://openalex.org/W2095710652","https://openalex.org/W2113941902","https://openalex.org/W2118684060","https://openalex.org/W2150871235"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2098368968","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W4238242975","https://openalex.org/W2012652058"],"abstract_inverted_index":{"Predictable":[0],"computing":[1,93,126],"is":[2,41,62,69,98],"common":[3],"in":[4,105],"embedded":[5],"signal":[6,37,115],"processing,":[7],"which":[8],"has":[9],"communication":[10,67,88],"characteristics":[11],"of":[12,75],"data":[13,20],"independent":[14],"memory":[15],"access":[16],"and":[17,45,58,90],"long":[18],"streaming":[19,26],"transfer.":[21],"This":[22,95],"paper":[23],"presents":[24],"a":[25,47],"network-on-chip":[27],"(NoC)":[28],"StreamNet":[29],"for":[30],"chip":[31],"multiprocessor":[32,108,131],"(CMP)":[33],"platform":[34],"targeting":[35],"predictable":[36],"processing.":[38],"The":[39,51,110],"network":[40,76,84,104],"based":[42],"on":[43,128],"circuit-switch":[44],"uses":[46,54],"two-level":[48],"arbitration":[49],"scheme.":[50],"first":[52],"level":[53,61],"fast":[55],"hardware":[56],"arbitration,":[57],"the":[59,83,102,106,113,119,123,129],"second":[60],"programmable":[63],"software":[64],"arbitration.":[65],"Its":[66],"protocol":[68],"designed":[70],"to":[71,100],"support":[72],"free":[73],"choice":[74],"topology.":[77],"Associated":[78],"with":[79],"its":[80],"scheduling":[81],"tool,":[82],"can":[85],"achieve":[86],"high":[87],"efficiency":[89],"improve":[91],"parallel":[92,125],"performance.":[94],"NoC":[96],"architecture":[97],"used":[99],"design":[101],"Ring":[103],"ePUMA1":[107],"DSP.":[109],"evaluation":[111],"by":[112],"multi-user":[114],"processing":[116],"application":[117],"at":[118],"LTE":[120],"base-station":[121],"shows":[122],"low":[124],"overhead":[127],"ePUMA":[130],"platform.":[132]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}