{"id":"https://openalex.org/W2118220486","doi":"https://doi.org/10.1109/asap.2002.1030728","title":"A novel pipelined threads architecture for AES encryption algorithm","display_name":"A novel pipelined threads architecture for AES encryption algorithm","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2118220486","doi":"https://doi.org/10.1109/asap.2002.1030728","mag":"2118220486"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091552666","display_name":"Mehboob Alam","orcid":"https://orcid.org/0000-0002-2092-4847"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Alam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W. Badawy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Jullien","raw_affiliation_strings":["ATIPS Laboratory, University of Calgary, Calgary, AB, Canada","[ATIPS Laboratory, University of Calgary, Calgary, AB, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ATIPS Laboratory, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"[ATIPS Laboratory, University of Calgary, Calgary, AB, Canada]","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":2.2984,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.89306459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"296","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8204309344291687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6449135541915894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5570084452629089},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5478212833404541},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5261508822441101},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5205217599868774},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.5141456723213196},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49876976013183594},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.44244712591171265},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4417012333869934},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4241284728050232},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3876047730445862},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3493742346763611},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0926370918750763},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06431469321250916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8204309344291687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6449135541915894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5570084452629089},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5478212833404541},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5261508822441101},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5205217599868774},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.5141456723213196},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49876976013183594},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.44244712591171265},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4417012333869934},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4241284728050232},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3876047730445862},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3493742346763611},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0926370918750763},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06431469321250916},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2002.1030728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W89245623","https://openalex.org/W100113061","https://openalex.org/W1587498711","https://openalex.org/W1770813706","https://openalex.org/W2725380599","https://openalex.org/W6603593642","https://openalex.org/W6603981728","https://openalex.org/W6638113612","https://openalex.org/W6740398225"],"related_works":["https://openalex.org/W2161048573","https://openalex.org/W1703859826","https://openalex.org/W2392288291","https://openalex.org/W3121248233","https://openalex.org/W2393941228","https://openalex.org/W4248712873","https://openalex.org/W2541639725","https://openalex.org/W3208859339","https://openalex.org/W2348789984","https://openalex.org/W1972617203"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,38,45,62,69],"single-chip":[4,88],"parallel":[5,23],"architecture":[6,14,36,97],"for":[7],"advanced":[8],"encryption":[9],"standard":[10],"(AES).":[11],"The":[12,34,58,74],"proposed":[13,80,96],"uses":[15],"the":[16,31,41,51,79,86,95],"thread":[17,81],"approach,":[18],"which":[19],"integrates":[20],"fully":[21],"pipelined":[22],"units,":[24],"that":[25,78],"process":[26],"128":[27],"bits/cycle":[28],"and":[29,54,103],"quadruples":[30],"data":[32,52,63,75],"throughput.":[33],"threads":[35],"allows":[37],"reduction":[39],"of":[40,47,65,85],"clock":[42],"rate":[43,64,76],"by":[44],"factor":[46],"four,":[48],"while":[49],"maintaining":[50],"throughput,":[53],"consumes":[55],"less":[56],"power.":[57],"prototype":[59],"runs":[60],"at":[61],"7.68":[66],"Gbps":[67],"on":[68],"Xilinx":[70],"xc2V1500":[71],"Virtex-II":[72],"FPGA.":[73],"shows":[77],"approach":[82],"produces":[83],"one":[84],"fastest":[87],"FPGA":[89],"implementations":[90],"currently":[91],"available.":[92],"In":[93],"addition,":[94],"is":[98],"scalable":[99],"to":[100],"192,":[101],"256":[102],"higher":[104],"bits.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}