{"id":"https://openalex.org/W1939805218","doi":"https://doi.org/10.1109/asap.1990.145495","title":"A design methodology for fixed-size systolic arrays","display_name":"A design methodology for fixed-size systolic arrays","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W1939805218","doi":"https://doi.org/10.1109/asap.1990.145495","mag":"1939805218"},"language":"en","primary_location":{"id":"doi:10.1109/asap.1990.145495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.1990.145495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[1990] Proceedings of the International Conference on Application Specific Array Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113693301","display_name":"Jichun Bu","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"J. Bu","raw_affiliation_strings":["Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108535004","display_name":"E.F. Deprettere","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E.F. Deprettere","raw_affiliation_strings":["Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035921496","display_name":"P. Dewilde","orcid":"https://orcid.org/0000-0002-9553-1845"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"P. Dewilde","raw_affiliation_strings":["Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Delft. Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113693301"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":6.1099,"has_fulltext":false,"cited_by_count":61,"citation_normalized_percentile":{"value":0.96873854,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"591","last_page":"602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.638079047203064},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.6336945295333862},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5870898365974426},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5239776968955994},{"id":"https://openalex.org/keywords/dimensionality-reduction","display_name":"Dimensionality reduction","score":0.4998319149017334},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4634542167186737},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45873963832855225},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22358492016792297},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.1468794345855713},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1467423141002655},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12626081705093384},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.11803454160690308}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.638079047203064},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.6336945295333862},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5870898365974426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5239776968955994},{"id":"https://openalex.org/C70518039","wikidata":"https://www.wikidata.org/wiki/Q16000077","display_name":"Dimensionality reduction","level":2,"score":0.4998319149017334},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4634542167186737},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45873963832855225},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22358492016792297},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.1468794345855713},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1467423141002655},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12626081705093384},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.11803454160690308},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.1990.145495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.1990.145495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[1990] Proceedings of the International Conference on Application Specific Array Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1499803034","https://openalex.org/W1509443229","https://openalex.org/W1617489376","https://openalex.org/W1662114873","https://openalex.org/W1849287927","https://openalex.org/W1864748364","https://openalex.org/W2002252837","https://openalex.org/W2007109040","https://openalex.org/W2017369466","https://openalex.org/W2028362685","https://openalex.org/W2054388411","https://openalex.org/W2064130185","https://openalex.org/W2085887317","https://openalex.org/W2139378242","https://openalex.org/W2154394613","https://openalex.org/W4285719527","https://openalex.org/W6630562399","https://openalex.org/W6637130362"],"related_works":["https://openalex.org/W2070314832","https://openalex.org/W4240320454","https://openalex.org/W2395557210","https://openalex.org/W2010232134","https://openalex.org/W2066907217","https://openalex.org/W3176621072","https://openalex.org/W3184376546","https://openalex.org/W2384485649","https://openalex.org/W2283084692","https://openalex.org/W2156940836"],"abstract_inverted_index":{"The":[0,100],"authors":[1],"present":[2],"a":[3,12,78],"methodology":[4],"to":[5,20,32,73],"design":[6,36],"fixed-size":[7,21],"systolic":[8],"arrays.":[9,22],"It":[10],"allows":[11],"systematic":[13],"and":[14,59,64,104],"hierarchical":[15],"mapping":[16],"of":[17,49,56,67,83,86,92,95],"full-size":[18],"arrays":[19,41],"Two":[23],"processor-clustering":[24],"techniques":[25],"are":[26,98],"described.":[27],"They":[28],"can":[29],"be":[30],"used":[31],"achieve":[33],"the":[34,47,54,81,87,93],"following":[35],"objectives:":[37],"(1)":[38],"transforming":[39],"inefficient":[40],"into":[42],"efficient":[43],"arrays,":[44],"(2)":[45],"reducing":[46,53],"size":[48],"an":[50,57],"array,":[51,58],"(3)":[52],"dimension":[55],"(4)":[60],"balancing":[61],"local":[62],"memory":[63],"external":[65],"communication":[66],"processors.":[68],"A":[69],"technique":[70],"is":[71,90],"described":[72],"cluster":[74],"processors":[75,96],"in":[76],"such":[77],"way":[79],"that":[80,97],"number":[82,94],"I/O":[84],"pins":[85],"resulting":[88],"processor":[89],"independent":[91],"clustered.":[99],"approach":[101],"presented":[102],"unifies":[103],"generalizes":[105],"array":[106],"reduction":[107],"techniques.<":[108],"<ETX":[109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[111]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}