{"id":"https://openalex.org/W4400315182","doi":"https://doi.org/10.1109/arith61463.2024.00026","title":"Multiplier Architecture with a Carry-Based Partial Product Encoding","display_name":"Multiplier Architecture with a Carry-Based Partial Product Encoding","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4400315182","doi":"https://doi.org/10.1109/arith61463.2024.00026"},"language":"en","primary_location":{"id":"doi:10.1109/arith61463.2024.00026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith61463.2024.00026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 31st Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Intel Corporation,UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,UK","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Intel Corporation,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100009906","display_name":"Igor Kucherenko","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Igor Kucherenko","raw_affiliation_strings":["Intel Corporation,US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,US","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9028,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67792689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9700999855995178,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.619735836982727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5824618339538574},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4818112254142761},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.46531227231025696},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4444091320037842},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.4253040552139282},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.362085223197937},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16667065024375916},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1344127655029297},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.0656886100769043}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.619735836982727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5824618339538574},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4818112254142761},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.46531227231025696},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4444091320037842},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.4253040552139282},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.362085223197937},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16667065024375916},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1344127655029297},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0656886100769043},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arith61463.2024.00026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith61463.2024.00026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 31st Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1483875443","https://openalex.org/W1605020135","https://openalex.org/W1996817998","https://openalex.org/W2026445983","https://openalex.org/W2052363354","https://openalex.org/W2109046513","https://openalex.org/W2117442011","https://openalex.org/W2119397824","https://openalex.org/W2142454275","https://openalex.org/W2146871557","https://openalex.org/W2153331684","https://openalex.org/W2810426084","https://openalex.org/W2892053304","https://openalex.org/W3047365684","https://openalex.org/W3129431994","https://openalex.org/W4250041435"],"related_works":["https://openalex.org/W4229867111","https://openalex.org/W1488770949","https://openalex.org/W2793180915","https://openalex.org/W2386495035","https://openalex.org/W1582047458","https://openalex.org/W2071291085","https://openalex.org/W2113094707","https://openalex.org/W1514266315","https://openalex.org/W2364951352","https://openalex.org/W4281295723"],"abstract_inverted_index":{"Multipliers":[0],"have":[1,48],"always":[2],"been":[3],"an":[4],"important":[5],"component":[6],"of":[7,14,27,83],"computer":[8],"architecture,":[9],"but":[10],"the":[11,25,34,53,81,103],"increasing":[12],"relevance":[13],"Artificial":[15],"Intelligence":[16],"(AI)":[17],"has":[18,42],"brought":[19],"about":[20],"a":[21,61,95],"massive":[22],"increase":[23],"in":[24,94],"number":[26],"multipliers":[28],"on":[29],"all":[30],"compute":[31],"platforms.":[32],"At":[33],"same":[35],"time,":[36],"multiplier":[37,86],"use":[38],"for":[39,64],"signal":[40],"processing":[41],"also":[43],"increased":[44],"unabated.":[45],"Multiplier":[46],"architectures":[47],"not":[49],"changed":[50],"appreciably":[51],"over":[52],"recent":[54],"past.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"introduce":[60],"new":[62,85],"technique":[63],"calculating":[65],"partial":[66],"products,":[67],"which":[68],"can":[69],"be":[70],"used":[71],"with":[72],"known":[73],"compression":[74],"tree":[75],"and":[76,100,109],"adder":[77],"combinations.":[78],"We":[79],"demonstrate":[80],"efficiency":[82],"our":[84],"by":[87],"reporting":[88],"results":[89],"from":[90],"800MHz":[91],"to":[92,102],"2GHz":[93],"current":[96],"7nm":[97],"production":[98],"library,":[99],"comparing":[101],"well-known":[104],"modified":[105],"Booth\u2019s":[106],"radix":[107,110],"4":[108],"8":[111],"architectures.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}