{"id":"https://openalex.org/W2981965202","doi":"https://doi.org/10.1109/arith.2019.00028","title":"Dynamic Precision Numerics Using a Variable-Precision UNUM Type I HW Coprocessor","display_name":"Dynamic Precision Numerics Using a Variable-Precision UNUM Type I HW Coprocessor","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2981965202","doi":"https://doi.org/10.1109/arith.2019.00028","mag":"2981965202"},"language":"en","primary_location":{"id":"doi:10.1109/arith.2019.00028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2019.00028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 26th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032792210","display_name":"Andrea Bocco","orcid":"https://orcid.org/0000-0002-5862-9819"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Andrea Bocco","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048568686","display_name":"Yves Durand","orcid":"https://orcid.org/0000-0002-3146-8461"},"institutions":[{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yves Durand","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[{"id":"https://openalex.org/I48430043","display_name":"Institut National des Sciences Appliqu\u00e9es de Lyon","ror":"https://ror.org/050jn9y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I203339264","https://openalex.org/I48430043"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["INSA-Lyon, Lyon, France"],"affiliations":[{"raw_affiliation_string":"INSA-Lyon, Lyon, France","institution_ids":["https://openalex.org/I48430043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032792210"],"corresponding_institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"],"apc_list":null,"apc_paid":null,"fwci":0.9978,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79329713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13650","display_name":"Computational Physics and Python Applications","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7924846410751343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.646270751953125},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6077061295509338},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.6010713577270508},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5739428997039795},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5474241375923157},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.5339056253433228},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.48901161551475525},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.45139405131340027},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.4128561019897461},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36916783452033997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.341937780380249},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32724320888519287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13778525590896606},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12009945511817932},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.11309128999710083}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7924846410751343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.646270751953125},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6077061295509338},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.6010713577270508},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5739428997039795},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5474241375923157},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.5339056253433228},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.48901161551475525},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.45139405131340027},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.4128561019897461},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36916783452033997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.341937780380249},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32724320888519287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13778525590896606},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12009945511817932},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.11309128999710083},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/arith.2019.00028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2019.00028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 26th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-04790230v1","is_oa":false,"landing_page_url":"https://cea.hal.science/cea-04790230","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 IEEE 26th Symposium on Computer Arithmetic (ARITH), Jun 2019, Kyoto, Japan. pp.104-107, ⟨10.1109/ARITH.2019.00028⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1506162491","https://openalex.org/W1738124305","https://openalex.org/W1969213662","https://openalex.org/W1983325766","https://openalex.org/W1988201922","https://openalex.org/W2512454714","https://openalex.org/W2592263880","https://openalex.org/W2944490985","https://openalex.org/W4210881815"],"related_works":["https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W3022016791","https://openalex.org/W1638830944","https://openalex.org/W2963207152","https://openalex.org/W1564887326","https://openalex.org/W2185760795","https://openalex.org/W2044409366","https://openalex.org/W1578642488","https://openalex.org/W2013660188"],"abstract_inverted_index":{"A":[0],"very":[1],"large":[2,42],"internal":[3,43,83,142],"accumulation":[4],"register":[5],"has":[6],"been":[7],"proposed":[8],"to":[9,37,45,86,104,113,129],"increase":[10],"the":[11,38,41,120,137,141,145,150],"accuracy":[12],"of":[13,22,28,89,101,116,132,140,149],"scientific":[14],"code.":[15],"However,":[16],"there":[17],"is":[18,47,155],"a":[19,26,55,108,162],"general":[20],"class":[21],"iterative":[23],"kernels":[24],"where":[25],"vector":[27],"high-precision":[29],"data":[30],"must":[31],"be":[32],"saved":[33],"from":[34],"one":[35],"iteration":[36],"next.":[39],"Saving":[40],"accumulator":[44],"memory":[46,106,147],"impractical":[48],"in":[49],"such":[50,135],"cases.":[51],"This":[52,153],"work":[53,154],"proposes":[54],"Variable":[56],"Precision":[57],"(VP)":[58],"Floating":[59],"Point":[60],"(FP)":[61],"arithmetic":[62],"co-processor":[63],"architecture":[64],"based":[65],"on":[66,157,161],"RISC-V,":[67],"which":[68],"1/":[69],"supports":[70,97],"legacy":[71],"IEEE":[72],"formats":[73],"for":[74,91],"input":[75],"and":[76,95,99,144,159],"output":[77],"variables,":[78],"2/":[79],"uses":[80],"variable":[81,138,146],"length":[82],"registers":[84],"(up":[85,112],"512":[87],"bits":[88,115],"mantissa)":[90],"inner":[92],"loop":[93],"multiply-add":[94],"3/":[96],"loads":[98],"stores":[100],"intermediate":[102,151],"results":[103],"cache":[105],"with":[107],"dynamically":[109],"adjustable":[110],"precision":[111],"256":[114],"mantissa).":[117],"It":[118],"exploits":[119],"UNUM":[121],"type":[122],"I":[123],"floating":[124],"point":[125],"format,":[126],"proposing":[127],"solutions":[128],"address":[130],"some":[131],"its":[133],"pitfalls":[134],"as":[136],"latency":[139],"operation,":[143],"footprint":[148],"variables.":[152],"integrated":[156],"FPGA":[158],"demonstrated":[160],"representative":[163],"example.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}