{"id":"https://openalex.org/W7130608717","doi":"https://doi.org/10.1109/apccas67402.2025.11377121","title":"Design Navigation and Exploration of Complementary Ferroelectric FET (CFeFET) for Next-Generation CFET-based Nonvolatile SRAM and Logic-in-Memory Applications","display_name":"Design Navigation and Exploration of Complementary Ferroelectric FET (CFeFET) for Next-Generation CFET-based Nonvolatile SRAM and Logic-in-Memory Applications","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130608717","doi":"https://doi.org/10.1109/apccas67402.2025.11377121"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056547352","display_name":"Yung-Hsuan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Hsuan Huang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126392767","display_name":"Chu-Hsiu Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chu-Hsiu Hsu","raw_affiliation_strings":["Institute of Pioneer Semiconductor Innovation, National Yang Ming Chiao Tung University,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Pioneer Semiconductor Innovation, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066759368","display_name":"Yuan-Yu Huang","orcid":"https://orcid.org/0000-0002-3748-9407"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Yu Huang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121174507","display_name":"Pin Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pin Su","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6403999924659729},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6022999882698059},{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.5320000052452087},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5230000019073486},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4406999945640564},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.4068000018596649},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3937999904155731},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.3781999945640564}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6403999924659729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6022999882698059},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6022999882698059},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.5320000052452087},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5230000019073486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4650999903678894},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4406999945640564},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.414900004863739},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.4068000018596649},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3937999904155731},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3880999982357025},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3781999945640564},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36649999022483826},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.35670000314712524},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.34040001034736633},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32690000534057617},{"id":"https://openalex.org/C161164327","wikidata":"https://www.wikidata.org/wiki/Q703656","display_name":"Ferroelectric RAM","level":4,"score":0.31450000405311584},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.314300000667572},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3052000105381012},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2978000044822693},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.29670000076293945},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C189366214","wikidata":"https://www.wikidata.org/wiki/Q4103842","display_name":"Ferroelectric capacitor","level":4,"score":0.27399998903274536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2556000053882599},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.25049999356269836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8898951411247253,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7941195307","display_name":null,"funder_award_id":"NSTC 114-2218-E-A49-031-MBK and 112-2628-E-A49-021-MY3, 114-2634-F-A49-001","funder_id":"https://openalex.org/F2461203286","funder_display_name":"National Science and Technology Council"}],"funders":[{"id":"https://openalex.org/F2461203286","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2346205343","https://openalex.org/W2802361217","https://openalex.org/W3014426053","https://openalex.org/W3032819016","https://openalex.org/W4210513465","https://openalex.org/W4384742490"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,28,32,44],"potential":[4],"of":[5,20,31,46,85,101],"complementary":[6,33],"ferroelectric":[7],"FETs":[8],"(CFeFETs)":[9],"to":[10,95],"enable":[11],"nonvolatile":[12],"SRAM":[13],"(nv-SRAM)":[14],"and":[15,24,27,57,78,103],"logic-in-memory":[16,64],"applications.":[17],"CFeFET":[18,37,49],"consisting":[19],"stacking":[21],"n-type":[22],"FeFET":[23],"p-type":[25],"FeFET,":[26],"Ron/Roff":[29],"ratio":[30],"paths":[34],"in":[35],"a":[36],"is":[38,55],"larger":[39],"than":[40],"106.":[41],"For":[42],"enhancing":[43],"feasibility":[45],"CFeFET,":[47],"4T":[48],"nv-SRAM":[50],"with":[51],"separated":[52],"R/W":[53],"ports":[54],"proposed":[56],"evaluated.":[58],"Moreover,":[59],"we":[60],"further":[61],"demonstrated":[62],"several":[63],"applications":[65],"using":[66],"CFeFETs,":[67],"including":[68],"content":[69],"addressable":[70],"memory":[71],"(CAM),":[72],"lossless":[73],"digital":[74],"computation-in-memory":[75],"circuits":[76,87],"(D-CIM)":[77],"hyperdimensional":[79],"computing":[80],"(HDC).":[81],"The":[82,98],"simulation":[83],"results":[84],"these":[86],"show":[88],"CFeFETs":[89],"achieving":[90],"superior":[91],"power-performance-area":[92],"(PPA)":[93],"compared":[94],"current":[96],"approaches.":[97],"energy":[99],"efficiency":[100],"D-CIM":[102],"HDC":[104],"can":[105],"be":[106],"achieved":[107],"above":[108],"1000":[109],"TOPS/W.":[110]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}