{"id":"https://openalex.org/W3000357038","doi":"https://doi.org/10.1109/apccas47518.2019.8953166","title":"DTC-Assisted All-Digital Phase-Locked Loop Exploiting Hybrid Time/Voltage Phase Digitization","display_name":"DTC-Assisted All-Digital Phase-Locked Loop Exploiting Hybrid Time/Voltage Phase Digitization","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3000357038","doi":"https://doi.org/10.1109/apccas47518.2019.8953166","mag":"3000357038"},"language":"en","primary_location":{"id":"doi:10.1109/apccas47518.2019.8953166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035022236","display_name":"Vivek Govindaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Vivek Govindaraj","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049355767","display_name":"Jianglin Du","orcid":"https://orcid.org/0000-0002-4533-3576"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jianglin Du","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008837666","display_name":"Yizhe Hu","orcid":"https://orcid.org/0000-0003-3685-7666"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Yizhe Hu","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5035022236"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15547751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2019","issue":null,"first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.7492502331733704},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6433999538421631},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6331502199172974},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6238536834716797},{"id":"https://openalex.org/keywords/digitization","display_name":"Digitization","score":0.6005477905273438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.562595009803772},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5579805374145508},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5105863213539124},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5091416239738464},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4521768391132355},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4358958899974823},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4311462640762329},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.32059839367866516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29592448472976685},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28106385469436646},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.21062561869621277},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16693001985549927},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.11388269066810608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11303165555000305},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10011619329452515}],"concepts":[{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.7492502331733704},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6433999538421631},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6331502199172974},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6238536834716797},{"id":"https://openalex.org/C2779308522","wikidata":"https://www.wikidata.org/wiki/Q843958","display_name":"Digitization","level":2,"score":0.6005477905273438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.562595009803772},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5579805374145508},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5105863213539124},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5091416239738464},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4521768391132355},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4358958899974823},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4311462640762329},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.32059839367866516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29592448472976685},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28106385469436646},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.21062561869621277},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16693001985549927},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.11388269066810608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11303165555000305},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10011619329452515},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/apccas47518.2019.8953166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},{"id":"mag:3092088313","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002277941952906","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2043250436","https://openalex.org/W2086962197","https://openalex.org/W2316615363","https://openalex.org/W2468148494","https://openalex.org/W2533432670","https://openalex.org/W2802479922","https://openalex.org/W2908054846"],"related_works":["https://openalex.org/W2089131288","https://openalex.org/W4385624389","https://openalex.org/W4381745543","https://openalex.org/W1600405202","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2979324006","https://openalex.org/W2054263477","https://openalex.org/W2187168840","https://openalex.org/W2103790907"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"proposes":[2],"a":[3,38,41,53,58,67,78,83],"hybrid":[4],"time-voltage":[5],"phase":[6,28,85,93],"digitization":[7],"technique":[8],"in":[9,82,111],"an":[10,108],"all-digital":[11],"phase-locked":[12],"loop":[13],"(ADPLL).":[14],"To":[15],"cover":[16],"the":[17,27,49,91],"required":[18,50],"dynamic":[19],"range":[20,51],"of":[21,33,52],"one":[22],"oscillator":[23],"period":[24],"to":[25,47,64,74],"measure":[26],"difference":[29],"between":[30],"clock":[31],"edges":[32],"reference":[34],"and":[35,71,104],"feedback":[36],"from":[37],"high-frequency":[39],"oscillator,":[40],"digital-to-time":[42],"converter":[43,55,69],"(DTC)":[44],"is":[45,61],"used":[46],"reduce":[48],"time-to-digital":[54],"(TDC).":[56],"Further,":[57],"time":[59],"error":[60],"first":[62],"converted":[63],"voltage":[65],"through":[66],"time-to-voltage":[68],"(TVC)":[70],"further":[72],"quantized":[73],"digital":[75],"bits":[76],"by":[77],"SAR-ADC.":[79],"results":[81],"high-resolution":[84],"detection":[86],"which":[87],"can":[88],"help":[89],"reducing":[90],"in-band":[92],"noise":[94],"while":[95],"consuming":[96],"low":[97],"power.":[98],"The":[99],"system":[100],"has":[101],"been":[102],"modeled":[103],"verified":[105],"based":[106],"on":[107],"event-driven":[109],"approach":[110],"28":[112],"nm":[113],"CMOS.":[114]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}