{"id":"https://openalex.org/W2137228493","doi":"https://doi.org/10.1109/apccas.2010.5774943","title":"A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators","display_name":"A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2137228493","doi":"https://doi.org/10.1109/apccas.2010.5774943","mag":"2137228493"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003985219","display_name":"Yang Jiang","orcid":"https://orcid.org/0000-0003-2577-4259"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Yang Jiang","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018074218","display_name":"Kim-Fai Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Kim-Fai Wong","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039585243","display_name":"Chen-Yan Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chen-Yan Cai","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061042931","display_name":"U Seng\u2010Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Seng-Pan U","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO","PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Instituto Superior T\u00e9cnico, Technical University of Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Technical University of Lisbon, Portugal","institution_ids":["https://openalex.org/I203847022"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003985219"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.172375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1011","last_page":"1014"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9568913578987122},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6557561159133911},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5847299695014954},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5383898019790649},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5254988670349121},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.48936527967453003},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4871329963207245},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.48109740018844604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46798229217529297},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44859257340431213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1337129771709442}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9568913578987122},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6557561159133911},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5847299695014954},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5383898019790649},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5254988670349121},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.48936527967453003},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4871329963207245},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.48109740018844604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46798229217529297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44859257340431213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1337129771709442}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1972599689","https://openalex.org/W2097888999","https://openalex.org/W2104527935","https://openalex.org/W2151824205","https://openalex.org/W2340870620","https://openalex.org/W4205102485","https://openalex.org/W6674586208","https://openalex.org/W6704168006"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2052455055","https://openalex.org/W2040807843","https://openalex.org/W4386968318","https://openalex.org/W2161776375","https://openalex.org/W2088914741","https://openalex.org/W2133326759","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W4249038728"],"abstract_inverted_index":{"A":[0],"clock":[1,101,112,122],"generation":[2,113],"technique":[3,31,54,94],"for":[4],"reducing":[5],"the":[6,27,34,44,88,92,110],"clock-jitter":[7,28,89,115],"sensitivity":[8],"of":[9,46,99,120],"Switched":[10],"current":[11,48],"(SI)":[12],"Return-to-Zero":[13],"(RZ)":[14],"DAC":[15],"in":[16,22,69],"CT":[17,77],"\u03a3\u0394":[18,78],"modulators":[19],"is":[20,95,117],"presented":[21],"this":[23,30],"paper.":[24],"While":[25,108],"realizing":[26],"insensitivity,":[29],"ensures":[32],"that":[33,43,87],"feedback":[35,47,63],"period":[36],"can":[37,49],"be":[38,50],"utilized":[39],"more":[40],"efficiently":[41],"so":[42],"amplitude":[45],"reduced.":[51],"The":[52],"proposed":[53,93],"employs":[55],"simple":[56],"digital":[57],"elements":[58],"to":[59,97],"generate":[60],"a":[61,70,100,121],"fixed-pulse-width":[62],"control":[64],"clock.":[65],"It":[66],"was":[67],"verified":[68],"2":[71],"nd":[74],"order,":[75],"1-bit":[76],"modulator":[79],"with":[80,103],"SI":[81],"RZ":[82],"feedback.":[83],"Simulation":[84],"result":[85],"shows":[86],"tolerance":[90,116],"using":[91,109],"up":[96],"2%":[98],"cycle":[102],"SNDR":[104],"larger":[105],"than":[106],"62dB.":[107],"traditional":[111],"method,":[114],"only":[118],"0.1%":[119],"cycle.":[123]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}