{"id":"https://openalex.org/W2139633077","doi":"https://doi.org/10.1109/apccas.2010.5774871","title":"Jitter generation and capture using phase-domain sigma-delta encoding","display_name":"Jitter generation and capture using phase-domain sigma-delta encoding","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2139633077","doi":"https://doi.org/10.1109/apccas.2010.5774871","mag":"2139633077"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000822442","display_name":"Sadok Aouini","orcid":"https://orcid.org/0000-0002-6303-705X"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Sadok Aouini","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7"],"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072016671","display_name":"Kun Chuai","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kun Chuai","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7"],"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7"],"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, 3480 University Street, Montreal, Quebec, CANADA H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000822442"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16517545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"52","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9280595183372498},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8107962608337402},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7793605327606201},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5980485677719116},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5744134187698364},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.48012661933898926},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.4636828303337097},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.46165594458580017},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.28082799911499023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17569825053215027},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.14019456505775452}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9280595183372498},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8107962608337402},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7793605327606201},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5980485677719116},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5744134187698364},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.48012661933898926},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4636828303337097},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.46165594458580017},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.28082799911499023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17569825053215027},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.14019456505775452},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1487557653","https://openalex.org/W2062952706","https://openalex.org/W2134245421","https://openalex.org/W2141592563","https://openalex.org/W2145873744","https://openalex.org/W2147500096","https://openalex.org/W2152360052","https://openalex.org/W2171093427","https://openalex.org/W6681436805","https://openalex.org/W6682513375"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"techniques":[3],"and":[4,9,17,40,103,151],"circuits":[5],"for":[6,87],"jitter":[7,115,136,156,162],"generation":[8,157],"measurement.":[10],"The":[11,54,71,94,149],"proposed":[12],"implementations":[13],"use":[14],"periodic":[15],"bit-streams":[16],"high-order":[18,62,82,107],"PLLs":[19],"to":[20,42,60,90,96,104,134,169],"generate":[21,97],"the":[22,37,43,74,81,98,106,155,161],"desired":[23],"phase":[24,101,127],"signal.":[25],"Here,":[26],"an":[27,131],"arbitrary":[28],"signal":[29,102,116],"is":[30,57,109],"first":[31],"encoded":[32,100,126],"using":[33,124],"sigma-delta":[34,75,99],"modulation":[35],"in":[36,52],"digital":[38,152],"amplitude-domain":[39],"converted":[41],"phase-domain":[44],"through":[45],"a":[46,61,68,122,138,170],"digital-to-time":[47],"converter":[48],"(DTC)":[49],"process":[50],"realized":[51],"software.":[53],"resulting":[55],"bit-stream":[56],"inputted":[58],"cyclically":[59],"phase-locked":[63],"loop":[64],"(PLL)":[65],"behaving":[66],"as":[67,130],"time-domain":[69],"filter.":[70],"parameters":[72],"of":[73,80,154],"modulator":[76],"along":[77],"with":[78,137,160],"those":[79],"PLL":[83,108],"can":[84],"be":[85],"traded":[86],"one":[88],"another":[89],"achieve":[91],"maximum":[92],"performance.":[93],"method":[95],"design":[105],"presented.":[110],"A":[111],"high":[112],"quality":[113],"Gaussian":[114],"has":[117,144],"been":[118,146],"experimentally":[119,147],"generated.":[120],"Also,":[121],"setup":[123],"DC":[125],"shifts":[128],"serving":[129],"under-sampling":[132],"clock":[133],"measure":[135],"50":[139],"GHz":[140],"effective":[141],"sampling":[142],"rate":[143],"also":[145],"proven.":[148],"conciseness":[150],"nature":[153],"scheme":[158],"together":[159],"measurement":[163],"architecture":[164],"makes":[165],"them":[166],"easily":[167],"amenable":[168],"design-for-test":[171],"framework.":[172]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}