{"id":"https://openalex.org/W2163297747","doi":"https://doi.org/10.1109/apccas.2008.4746293","title":"A programmable duty cycle corrector based on delta-sigma modulated PWM mechanism","display_name":"A programmable duty cycle corrector based on delta-sigma modulated PWM mechanism","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2163297747","doi":"https://doi.org/10.1109/apccas.2008.4746293","mag":"2163297747"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113695767","display_name":"Gung-Yu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Gung-Yu Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066897196","display_name":"Ching\u2010Yuan Yang","orcid":"https://orcid.org/0000-0002-5335-3665"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yuan Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112468332","display_name":"Yu Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023812603","display_name":"Jun-Hong Weng","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Hong Weng","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113695767"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17072141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1406","last_page":"1409"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.892998218536377},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6211567521095276},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.5811173915863037},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47479385137557983},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4448958933353424},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4446841776371002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42354488372802734},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33579885959625244},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3321123719215393},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28631189465522766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.284053236246109},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.26238277554512024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2448490560054779},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.15128695964813232},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11005190014839172},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.08858928084373474}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.892998218536377},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6211567521095276},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.5811173915863037},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47479385137557983},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4448958933353424},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4446841776371002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42354488372802734},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33579885959625244},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3321123719215393},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28631189465522766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.284053236246109},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.26238277554512024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2448490560054779},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.15128695964813232},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11005190014839172},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.08858928084373474},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1539265493","https://openalex.org/W1727155093","https://openalex.org/W1992867111","https://openalex.org/W2015929859","https://openalex.org/W2021089016","https://openalex.org/W2023087202"],"related_works":["https://openalex.org/W1918404916","https://openalex.org/W2943183667","https://openalex.org/W4301864333","https://openalex.org/W2392249189","https://openalex.org/W2036463713","https://openalex.org/W1598069005","https://openalex.org/W2913124952","https://openalex.org/W2169622190","https://openalex.org/W4386968318","https://openalex.org/W2052455055"],"abstract_inverted_index":{"A":[0],"new":[1],"programmable":[2],"duty":[3,9,33,104],"cycle":[4,10,34,105],"corrector":[5],"(PDCC)":[6],"with":[7,66],"variable":[8],"of":[11,16,60,63,92,106,121],"output":[12,21,41,108],"clock":[13,19,22,64,94,109],"and":[14,20,40,88],"synchronization":[15],"the":[17,26,38,43,77,89,103,107],"input":[18,39,93],"is":[23],"proposed.":[24],"Since":[25],"conventional":[27],"pulse-width":[28],"control":[29],"circuits":[30],"can":[31,80,95,110],"adjust":[32],"but":[35],"canpsilat":[36],"synchronize":[37],"clocks,":[42],"proposed":[44,78],"PDCC":[45,79],"uses":[46],"a":[47,67,72,118],"2":[48],"<sup":[49],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[50],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[51],"-order":[52],"Delta-Sigma":[53],"modulator":[54],"to":[55,85,100,115],"produce":[56],"more":[57],"several":[58],"kinds":[59],"duty-cycle":[61,90],"selection":[62],"signals":[65],"7-bit":[68],"resolution.":[69],"Simulated":[70],"in":[71,117],"0.18":[73],"um":[74],"CMOS":[75],"technology,":[76],"operate":[81],"from":[82,98,113],"500":[83],"MHz":[84,87],"800":[86],"range":[91],"be":[96,111],"operated":[97],"10%":[99],"90%.":[101],"Moreover,":[102],"adjusted":[112],"25%":[114],"75%":[116],"fine":[119],"step":[120],"0.78%.":[122]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}