{"id":"https://openalex.org/W2055399389","doi":"https://doi.org/10.1109/apccas.2008.4746148","title":"A low power consumption, high speed Op-amp for a 10-bit 100MSPS parallel pipeline ADC","display_name":"A low power consumption, high speed Op-amp for a 10-bit 100MSPS parallel pipeline ADC","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2055399389","doi":"https://doi.org/10.1109/apccas.2008.4746148","mag":"2055399389"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018469973","display_name":"Shang-Quan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shang-Quan Liang","raw_affiliation_strings":["Institute of VLSI design, Hefei University of Technology, Hefei, China","Inst. of VLSI Design, Hefei Univ. of Technol., Hefei"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI design, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"Inst. of VLSI Design, Hefei Univ. of Technol., Hefei","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101232502","display_name":"Yongsheng Yin","orcid":"https://orcid.org/0000-0003-4288-7933"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong-Sheng Yin","raw_affiliation_strings":["Institute of VLSI design, Hefei University of Technology, Hefei, China","Inst. of VLSI Design, Hefei Univ. of Technol., Hefei"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI design, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"Inst. of VLSI Design, Hefei Univ. of Technol., Hefei","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003303436","display_name":"Honghui Deng","orcid":"https://orcid.org/0000-0002-5549-623X"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hong-Hui Deng","raw_affiliation_strings":["Institute of VLSI design, Hefei University of Technology, Hefei, China","Inst. of VLSI Design, Hefei Univ. of Technol., Hefei"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI design, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"Inst. of VLSI Design, Hefei Univ. of Technol., Hefei","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114973839","display_name":"Yukun Song","orcid":"https://orcid.org/0009-0004-9843-3505"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu-Kun Song","raw_affiliation_strings":["Institute of VLSI design, Hefei University of Technology, Hefei, China","Inst. of VLSI Design, Hefei Univ. of Technol., Hefei"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI design, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"Inst. of VLSI Design, Hefei Univ. of Technol., Hefei","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111823007","display_name":"Minglun Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming-Lun Gao","raw_affiliation_strings":["Institute of VLSI design, Hefei University of Technology, Hefei, China","Inst. of VLSI Design, Hefei Univ. of Technol., Hefei"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI design, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"Inst. of VLSI Design, Hefei Univ. of Technol., Hefei","institution_ids":["https://openalex.org/I16365422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018469973"],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12560885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"818","last_page":"821"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7050384879112244},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.6968926191329956},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5905820727348328},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5648442506790161},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.5478649735450745},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5446124076843262},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5318006873130798},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.4797407388687134},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4788946211338043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4402029812335968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4275246262550354},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.39610809087753296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2680683732032776},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2553490996360779},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16257286071777344}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7050384879112244},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6968926191329956},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5905820727348328},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5648442506790161},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5478649735450745},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5446124076843262},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5318006873130798},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.4797407388687134},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4788946211338043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4402029812335968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4275246262550354},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.39610809087753296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2680683732032776},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2553490996360779},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16257286071777344},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1525798210","https://openalex.org/W2104022504","https://openalex.org/W2135250983","https://openalex.org/W2158709245","https://openalex.org/W6683247654"],"related_works":["https://openalex.org/W1944977865","https://openalex.org/W1968539261","https://openalex.org/W2005442368","https://openalex.org/W2184488849","https://openalex.org/W2071313211","https://openalex.org/W2034074691","https://openalex.org/W2289953732","https://openalex.org/W2781353678","https://openalex.org/W2033616634","https://openalex.org/W2117032336"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2,32,126],"consumption,":[3],"high":[4],"speed":[5],"op-amp":[6,19,59,71,87],"is":[7,102,108,114,128],"designed":[8,43],"for":[9],"a":[10,134],"10-bit,":[11],"100":[12],"MSPS":[13],"parallel":[14,49],"pipeline":[15],"A/D":[16],"converter.":[17],"The":[18,42,70,86,98],"plays":[20],"an":[21],"important":[22],"role":[23],"in":[24,45],"the":[25,37,40,58,61,68,105,110,118,125,141],"ADC,":[26],"because":[27],"its":[28],"conversion":[29],"rate":[30],"and":[31,56,78,124],"consumption":[33,127],"are":[34],"limited":[35],"by":[36],"performance":[38],"of":[39,64,67,73,121,137,144],"op-amps.":[41],"ADC":[44],"this":[46],"paper":[47],"employs":[48,89],"architecture":[50],"based":[51],"on":[52],"double":[53],"sampling":[54],"technology,":[55],"shares":[57],"between":[60],"same":[62],"stages":[63],"two":[65],"channels":[66],"ADC.":[69],"consists":[72],"fully-differential":[74],"telescopic":[75],"cascode":[76,83],"OTA":[77],"single":[79],"common-source":[80],"amplifier":[81],"with":[82,117,140],"compensation":[84],"technology.":[85],"implementation":[88],"TSMC":[90],"0.25":[91],"um":[92],"BSIM3v3":[93],"mixed-signal":[94],"CMOS":[95],"process":[96],"model.":[97],"open-loop":[99],"DC":[100],"gain":[101,112],"88.4":[103],"dB,":[104],"phase":[106],"margin":[107],"62.6deg,":[109],"unity":[111],"bandwidth":[113],"500.4":[115],"MHz":[116],"load":[119],"capacitor":[120],"0.4":[122],"pF,":[123],"2.6":[129],"mW.":[130],"Transient":[131],"simulation":[132],"indicates":[133],"settling":[135],"time":[136],"11.3":[138],"ns":[139],"feedback":[142],"factor":[143],"1/2.":[145]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}