{"id":"https://openalex.org/W2129521818","doi":"https://doi.org/10.1109/apccas.2008.4746120","title":"FIR filter design on Flexible Engine/Generic ALU array and its dedicated synthesis algorithm","display_name":"FIR filter design on Flexible Engine/Generic ALU array and its dedicated synthesis algorithm","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2129521818","doi":"https://doi.org/10.1109/apccas.2008.4746120","mag":"2129521818"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037758351","display_name":"Ryo Tamura","orcid":"https://orcid.org/0000-0002-0349-358X"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ryo Tamura","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047267848","display_name":"Masayuki Honma","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayuki Honma","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109154058","display_name":"Tatsuo Ohtsuki","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuo Ohtsuki","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080700568","display_name":"Makoto Satoh","orcid":"https://orcid.org/0000-0002-2723-8153"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Satoh","raw_affiliation_strings":["System Development Laboratory, Hitachi and Limited, Kawasaki, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"System Development Laboratory, Hitachi and Limited, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037758351"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":1.3864,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84138361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"701","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7123035192489624},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6323701739311218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5550692677497864},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.48914650082588196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4699326455593109},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44803333282470703},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.424054890871048},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41395506262779236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4005235731601715},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09679120779037476}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7123035192489624},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6323701739311218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5550692677497864},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.48914650082588196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4699326455593109},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44803333282470703},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.424054890871048},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41395506262779236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4005235731601715},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09679120779037476},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2080100268","https://openalex.org/W3038267146","https://openalex.org/W3092098238","https://openalex.org/W6780138828","https://openalex.org/W6783983391"],"related_works":["https://openalex.org/W1594563977","https://openalex.org/W2068042411","https://openalex.org/W1532146045","https://openalex.org/W1586422308","https://openalex.org/W2170268965","https://openalex.org/W2354746308","https://openalex.org/W4232891356","https://openalex.org/W1569109055","https://openalex.org/W2187267005","https://openalex.org/W4240835729"],"abstract_inverted_index":{"Reconfigurable":[0],"processors":[1],"are":[2,6,11],"those":[3],"whose":[4],"contexts":[5],"dynamically":[7],"reconfigured":[8],"while":[9],"they":[10],"working.":[12],"We":[13],"focus":[14],"on":[15,97],"a":[16,69,75,125],"reconfigurable":[17],"processor":[18],"called":[19,84],"FE-GA":[20,30,118],"(Flexible":[21],"Engine/Generic":[22],"ALU":[23],"array)":[24],"for":[25,79],"digital":[26],"media":[27],"processing.":[28],"Currently,":[29],"does":[31],"not":[32],"have":[33],"its":[34,93],"dedicated":[35,70],"behavior":[36],"synthesis":[37],"tool.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"design":[43],"FIR":[44,64,77,95,106,132],"filters":[45,107],"and":[46,60,91],"propose":[47],"an":[48,58,63,82],"algorithm":[49,67,101],"to":[50,130],"map":[51],"them":[52],"onto":[53],"it":[54,121],"automatically.":[55],"For":[56],"given":[57,76],"order":[59],"coefficients":[61],"of":[62,105,108,114,117],"filter,":[65],"the":[66,87,112,115],"generates":[68],"assembly":[71,89],"code":[72,90],"which":[73],"represents":[74],"filter":[78,96],"FE-GA.":[80,98],"Then":[81],"editor":[83],"FEEditor":[85],"reads":[86],"generated":[88],"implements":[92],"corresponding":[94],"The":[99],"proposed":[100],"achieves":[102],"automatic":[103],"mapping":[104],"all":[109],"orders":[110],"within":[111],"range":[113],"specification":[116],"architecture.":[119],"Furthermore,":[120],"is":[122,128,136],"proved":[123],"that":[124],"minimum":[126],"cycle":[127],"achieved":[129],"execute":[131],"filtering":[133],"if":[134],"there":[135],"no":[137],"thread":[138],"switching.":[139]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}