{"id":"https://openalex.org/W2125586052","doi":"https://doi.org/10.1109/apccas.2002.1114976","title":"VHDL design and simulation of MAM memory for LAPCAM parallel architecture for image processing","display_name":"VHDL design and simulation of MAM memory for LAPCAM parallel architecture for image processing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2125586052","doi":"https://doi.org/10.1109/apccas.2002.1114976","mag":"2125586052"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114976","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046933722","display_name":"Irfan Darmawan","orcid":"https://orcid.org/0000-0003-0286-6476"},"institutions":[{"id":"https://openalex.org/I4210157038","display_name":"Siliwangi University","ror":"https://ror.org/05efq3455","country_code":"ID","type":"education","lineage":["https://openalex.org/I4210157038"]}],"countries":["ID"],"is_corresponding":true,"raw_author_name":"I. Darmawan","raw_affiliation_strings":["Department of Electrical Engineering, University of Siliwangi, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Siliwangi, Bandung, Indonesia","institution_ids":["https://openalex.org/I4210157038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014211792","display_name":"R. W. Tri Hartono","orcid":"https://orcid.org/0000-0002-5815-5799"},"institutions":[{"id":"https://openalex.org/I4400008984","display_name":"Politeknik Negeri Bandung","ror":"https://ror.org/05v5br676","country_code":null,"type":"education","lineage":["https://openalex.org/I4400008984"]},{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"W.T. Hartono","raw_affiliation_strings":["Department of Electrical Engineering, Politeknik Negeri Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Politeknik Negeri Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517","https://openalex.org/I4400008984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046592243","display_name":"Eril Mozef","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]},{"id":"https://openalex.org/I4400008984","display_name":"Politeknik Negeri Bandung","ror":"https://ror.org/05v5br676","country_code":null,"type":"education","lineage":["https://openalex.org/I4400008984"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"E. Mozef","raw_affiliation_strings":["Department of Electrical Engineering, Politeknik Negeri Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Politeknik Negeri Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517","https://openalex.org/I4400008984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079460954","display_name":"Sarwono Sutikno","orcid":"https://orcid.org/0000-0002-7755-7240"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"S. Sutikno","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063780760","display_name":"Kuspriyanto","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Kuspriyanto","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046933722"],"corresponding_institution_ids":["https://openalex.org/I4210157038"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23249341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"389","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8177213668823242},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7819586992263794},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6909351348876953},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6383076906204224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5391976833343506},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5369311571121216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4955219030380249},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4928877353668213},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4799083173274994},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.45005345344543457},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.43236109614372253},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.41865235567092896},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3979160189628601},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.37958860397338867},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16019466519355774},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15882191061973572},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.12164711952209473}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8177213668823242},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7819586992263794},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6909351348876953},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6383076906204224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5391976833343506},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5369311571121216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4955219030380249},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4928877353668213},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4799083173274994},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.45005345344543457},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.43236109614372253},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.41865235567092896},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3979160189628601},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.37958860397338867},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16019466519355774},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15882191061973572},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.12164711952209473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1114976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114976","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W260714052","https://openalex.org/W277870520","https://openalex.org/W608436885","https://openalex.org/W2048737811","https://openalex.org/W6610090517"],"related_works":["https://openalex.org/W1959889508","https://openalex.org/W2012416568","https://openalex.org/W2916844530","https://openalex.org/W4281569059","https://openalex.org/W2043352873","https://openalex.org/W4237787070","https://openalex.org/W2765234579","https://openalex.org/W4389371524","https://openalex.org/W1837030695","https://openalex.org/W2325912822"],"abstract_inverted_index":{"MAM":[0,54,85],"(multi-mode":[1],"access":[2],"memory)":[3,34],"is":[4,23],"a":[5],"memory":[6,22,61,64,68,72],"that":[7],"has":[8],"the":[9,41,77,82,89,99,109],"characteristics":[10],"of":[11,21,29,46,56,60,76,84,88,98,108],"PSMU":[12],"(parallel":[13],"search":[14],"and":[15,43,70,106],"multiple":[16],"update).":[17],"This":[18],"new":[19],"type":[20,45],"applied":[24],"to":[25],"LAPCAM":[26],"(linear":[27],"array":[28],"processors":[30],"with":[31],"content":[32,66],"addressable":[33,67],"architecture":[35],"for":[36],"image":[37,47],"processing.":[38],"Using":[39],"MAM,":[40],"global":[42],"regional":[44],"processing":[48],"algorithms":[49],"can":[50],"be":[51],"developed":[52],"efficiently.":[53],"consists":[55],"3":[57],"different":[58],"types":[59],"i.e.":[62],"conventional":[63],"(RAM),":[65],"(CAM),":[69],"shift/rotate":[71],"(FIFO).":[73],"The":[74],"objectives":[75],"research":[78],"are":[79],"focused":[80],"on":[81],"design":[83,90,100],"memory,":[86],"implementation":[87],"in":[91],"VHDL":[92],"(VHSIC":[93],"hardware":[94],"description":[95],"language),":[96],"verification":[97],"by":[101],"simulation":[102,110],"using":[103],"software":[104],"active-HDL":[105],"evaluation":[107],"results.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}