{"id":"https://openalex.org/W1882332557","doi":"https://doi.org/10.1109/apccas.2002.1114930","title":"An algorithm of hardware unit generation for processor core synthesis with packed SIMD type instructions","display_name":"An algorithm of hardware unit generation for processor core synthesis with packed SIMD type instructions","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1882332557","doi":"https://doi.org/10.1109/apccas.2002.1114930","mag":"1882332557"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114930","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://waseda.repo.nii.ac.jp/records/27598","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038223033","display_name":"Yuichiro Miyaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Miyaoka","raw_affiliation_strings":["Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067980745","display_name":"Jinku Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Choi","raw_affiliation_strings":["Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I17056963","display_name":"The University of Kitakyushu","ror":"https://ror.org/03mfefw72","country_code":"JP","type":"education","lineage":["https://openalex.org/I17056963"]},{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Togawa","raw_affiliation_strings":["Advanced Research Institute for Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","Dept. of Information and Media Sciences, The University of Kitakyushu, Kitakyushu, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Advanced Research Institute for Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Information and Media Sciences, The University of Kitakyushu, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I17056963"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yanagisawa","raw_affiliation_strings":["Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072376291","display_name":"Tomi Ohtsuki","orcid":"https://orcid.org/0000-0002-4069-6917"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ohtsuki","raw_affiliation_strings":["Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics, Information and Communication Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038223033"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08544839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.885056734085083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8387171626091003},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5965795516967773},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5446422100067139},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.521914005279541},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5166707038879395},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5111599564552307},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5094106793403625},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5060004591941833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3961101472377777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37391310930252075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12157401442527771}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.885056734085083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8387171626091003},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5965795516967773},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5446422100067139},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.521914005279541},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5166707038879395},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5111599564552307},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5094106793403625},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5060004591941833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3961101472377777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37391310930252075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12157401442527771},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/apccas.2002.1114930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114930","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00835:0002075430","is_oa":true,"landing_page_url":"https://waseda.repo.nii.ac.jp/records/27598","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on","raw_type":"conference paper"},{"id":"pmh:oai:waseda.repo.nii.ac.jp:00027598","is_oa":false,"landing_page_url":"http://hdl.handle.net/2065/10689","pdf_url":null,"source":{"id":"https://openalex.org/S4377196531","display_name":"Waseda University Repository (Waseda University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I150744194","host_organization_name":"Waseda University","host_organization_lineage":["https://openalex.org/I150744194"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"VoR"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00835:0002075430","is_oa":true,"landing_page_url":"https://waseda.repo.nii.ac.jp/records/27598","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on","raw_type":"conference paper"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W101996947","https://openalex.org/W1538705320","https://openalex.org/W1571473429","https://openalex.org/W1612189975","https://openalex.org/W2005128309","https://openalex.org/W2005343162","https://openalex.org/W2066951238","https://openalex.org/W2146325457","https://openalex.org/W2156413870","https://openalex.org/W2284038083","https://openalex.org/W2287228646","https://openalex.org/W3100698866","https://openalex.org/W6604177878","https://openalex.org/W6633973863","https://openalex.org/W6695357570","https://openalex.org/W6696471533"],"related_works":["https://openalex.org/W1992352827","https://openalex.org/W2994245508","https://openalex.org/W4242172182","https://openalex.org/W2082875307","https://openalex.org/W4237780868","https://openalex.org/W4285302443","https://openalex.org/W2019451907","https://openalex.org/W2127594310","https://openalex.org/W2137845512","https://openalex.org/W4225987401"],"abstract_inverted_index":{"The":[0,17,110,126],"authors":[1],"consider":[2],"the":[3,30,35,40,81,84,96,107,114,122,130,144,156],"synthesis":[4,147],"of":[5,34,57,65,80,90,119,121,129,155],"a":[6,13,47,53,63,71,88],"processor":[7,42,145],"core":[8,146],"with":[9,59],"SIMD":[10,26,60],"instructions":[11,27,66],"by":[12,70,95],"hardware/software":[14,54],"cosynthesis":[15,55],"system.":[16,148],"system":[18,56],"is":[19,133],"required":[20,94],"to":[21,38,67,92],"configure":[22],"functional":[23,36],"units":[24,37],"executing":[25],"and":[28,32,74,78,99,117,136,153],"obtain":[29],"area":[31,77,116],"delay":[33,79,118],"evaluate":[39],"synthesized":[41],"core.":[43],"This":[44],"paper":[45],"proposes":[46],"hardware":[48,72,82,97,108,124],"unit":[49,73,98],"generation":[50],"algorithm":[51,86,111,132],"for":[52,76,106],"processors":[58],"instructions.":[61],"Given":[62],"set":[64,89],"be":[68,93,140],"executed":[69],"constraints":[75],"unit,":[83],"proposed":[85,131],"extracts":[87],"subfunctions":[91],"generates":[100],"more":[101],"than":[102],"one":[103],"architecture":[104],"candidates":[105],"unit.":[109],"also":[112],"outputs":[113],"estimated":[115],"each":[120],"generated":[123],"units.":[125],"execution":[127],"time":[128],"very":[134],"short":[135],"thus":[137],"it":[138],"can":[139],"easily":[141],"incorporated":[142],"into":[143],"Experimental":[149],"results":[150],"demonstrate":[151],"effectiveness":[152],"efficiency":[154],"algorithm.":[157]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}