{"id":"https://openalex.org/W1541037973","doi":"https://doi.org/10.1109/apccas.2002.1114927","title":"Printed circuit board routing and package layout codesign","display_name":"Printed circuit board routing and package layout codesign","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1541037973","doi":"https://doi.org/10.1109/apccas.2002.1114927","mag":"1541037973"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114927","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016276741","display_name":"Shuenn-Shi Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99613584","display_name":"National Taipei University","ror":"https://ror.org/03e29r284","country_code":"TW","type":"education","lineage":["https://openalex.org/I99613584"]},{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shuenn-Shi Chen","raw_affiliation_strings":["Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","Dept. of Statistics, National Taipei University, Taipei, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Statistics, National Taipei University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I99613584"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083199162","display_name":"Wang\u2010Dauh Tseng","orcid":"https://orcid.org/0000-0003-3217-8965"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wang-Dauh Tseng","raw_affiliation_strings":["Dept. of Computer Engineering and Science, Yuan Ze University, Taoyuan, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering and Science, Yuan Ze University, Taoyuan, Taiwan, R.O.C","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071940138","display_name":"Jin-Tai Yan","orcid":"https://orcid.org/0000-0002-7614-2545"},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Tai Yan","raw_affiliation_strings":["Dept. of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087328159","display_name":"Sao\u2010Jie Chen","orcid":"https://orcid.org/0000-0003-1152-171X"},"institutions":[{"id":"https://openalex.org/I99613584","display_name":"National Taipei University","ror":"https://ror.org/03e29r284","country_code":"TW","type":"education","lineage":["https://openalex.org/I99613584"]},{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sao-Jie Chen","raw_affiliation_strings":["Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","Dept. of Statistics, National Taipei University, Taipei, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Statistics, National Taipei University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I99613584"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5016276741"],"corresponding_institution_ids":["https://openalex.org/I16733864","https://openalex.org/I99613584"],"apc_list":null,"apc_paid":null,"fwci":0.5862,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.62328261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"155","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.9182441234588623},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7975023984909058},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7110373973846436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5576497912406921},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.44726672768592834},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.424931138753891},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4246065318584442},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37258344888687134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3662855327129364},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33121925592422485},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21095260977745056},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1793486773967743},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08106127381324768},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07607805728912354}],"concepts":[{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.9182441234588623},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7975023984909058},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7110373973846436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5576497912406921},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.44726672768592834},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.424931138753891},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4246065318584442},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37258344888687134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3662855327129364},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33121925592422485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21095260977745056},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1793486773967743},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08106127381324768},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07607805728912354},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1114927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114927","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1600795850","https://openalex.org/W1987786682","https://openalex.org/W2020112047","https://openalex.org/W2024060531","https://openalex.org/W2028303693","https://openalex.org/W2033800466","https://openalex.org/W2048214598","https://openalex.org/W2065978661","https://openalex.org/W2066757307","https://openalex.org/W2116214587","https://openalex.org/W2131945652","https://openalex.org/W2133118089","https://openalex.org/W2171200308","https://openalex.org/W4236063479","https://openalex.org/W4246008302","https://openalex.org/W4302087205","https://openalex.org/W6636070404","https://openalex.org/W6647386927","https://openalex.org/W6679909840"],"related_works":["https://openalex.org/W1541037973","https://openalex.org/W2329872488","https://openalex.org/W2075067217","https://openalex.org/W1967018741","https://openalex.org/W4254709952","https://openalex.org/W2026034687","https://openalex.org/W1687060458","https://openalex.org/W1976154696","https://openalex.org/W2353466952","https://openalex.org/W2609535666"],"abstract_inverted_index":{"Given":[0],"a":[1,17,30],"pin-grid-array":[2],"(PGA)":[3],"package":[4,41,60],"with":[5,106],"an":[6,21],"area-array":[7],"of":[8,48,57],"I/O":[9],"pins":[10],"and":[11,42,61],"some":[12,88],"devices":[13],"(blocks)":[14],"distributed":[15],"on":[16,97],"printed-circuit":[18],"board":[19],"(PCB),":[20],"algorithm":[22,53],"is":[23,75],"presented":[24],"in":[25,38,91],"this":[26],"paper":[27],"to":[28,64,78],"find":[29],"pin":[31,69,85,107,120],"assignment":[32,86,108],"solution":[33,81],"which":[34],"eases":[35],"the":[36,39,45,49,52,54,58,80,84,92,117],"routing":[37,55],"PGA":[40,59,93],"then":[43],"improves":[44],"nets":[46,90],"routability":[47],"PCB.":[50],"In":[51],"costs":[56],"PCB":[62,99,103],"have":[63],"be":[65,112],"calculated":[66],"separately":[67],"during":[68],"assignment.":[70,121],"A":[71],"simulated":[72],"annealing":[73],"technique":[74],"also":[76],"applied":[77],"improve":[79],"by":[82],"exchanging":[83],"for":[87],"chosen":[89],"package.":[94],"Simulation":[95],"results":[96],"various":[98],"circuits":[100],"show":[101],"that":[102],"routings":[104,118],"produced":[105],"under":[109],"consideration":[110],"can":[111],"achieved":[113],"far":[114],"better":[115],"than":[116],"without":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}