{"id":"https://openalex.org/W1575695603","doi":"https://doi.org/10.1109/ahs.2015.7231178","title":"Microarchitectural optimization by means of reconfigurable and evolvable cache mappings","display_name":"Microarchitectural optimization by means of reconfigurable and evolvable cache mappings","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1575695603","doi":"https://doi.org/10.1109/ahs.2015.7231178","mag":"1575695603"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2015.7231178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005324895","display_name":"Nam Ho","orcid":"https://orcid.org/0000-0002-6973-4120"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nam Ho","raw_affiliation_strings":["Department of Computer Science, University of Paderborn, Germany","Department of Computer Science, University of Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088909474","display_name":"Abdullah Fathi Ahmed","orcid":"https://orcid.org/0000-0002-0668-0735"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdullah Fathi Ahmed","raw_affiliation_strings":["Department of Computer Science, University of Paderborn, Germany","Department of Computer Science, University of Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103169727","display_name":"Paul Kaufmann","orcid":"https://orcid.org/0000-0001-7196-389X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paul Kaufmann","raw_affiliation_strings":["Department of Computer Science, University of Paderborn, Germany","Department of Computer Science, University of Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["Department of Computer Science, University of Paderborn, Germany","Department of Computer Science, University of Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.4115,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55972258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"d 14","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8592948317527771},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8306061029434204},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7385009527206421},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6153546571731567},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.563079297542572},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5320290923118591},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.517233669757843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4989149570465088},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4629550576210022},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4418211579322815},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4252947270870209},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3886846601963043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8592948317527771},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8306061029434204},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7385009527206421},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6153546571731567},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.563079297542572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5320290923118591},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.517233669757843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4989149570465088},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4629550576210022},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4418211579322815},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4252947270870209},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3886846601963043}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2015.7231178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1565453426","https://openalex.org/W1595978815","https://openalex.org/W1775913388","https://openalex.org/W2031377780","https://openalex.org/W2070553643","https://openalex.org/W2125873435","https://openalex.org/W2141103990","https://openalex.org/W2159173126","https://openalex.org/W2165552801","https://openalex.org/W2174102096","https://openalex.org/W2406249531","https://openalex.org/W3031177937","https://openalex.org/W4252859291","https://openalex.org/W6638085146","https://openalex.org/W6713815346"],"related_works":["https://openalex.org/W2061075966","https://openalex.org/W2147122795","https://openalex.org/W3147501184","https://openalex.org/W2376113834","https://openalex.org/W2046128376","https://openalex.org/W2167303720","https://openalex.org/W1918294866","https://openalex.org/W2146079099","https://openalex.org/W2109715593","https://openalex.org/W2404820046"],"abstract_inverted_index":{"Physical":[0],"limits":[1],"are":[2],"pushing":[3],"chip":[4],"manufacturer":[5],"towards":[6],"multi-":[7],"and":[8,76,91],"many-core":[9],"architectures":[10],"to":[11,42,100,106],"maintain":[12],"the":[13,64],"progress":[14],"of":[15,70,88],"computing":[16,33],"power.":[17],"This":[18,60],"trend":[19],"has":[20],"also":[21],"emphasized":[22],"reconfigurable":[23,50],"computing,":[24],"which":[25],"enables":[26],"for":[27,52,63],"even":[28],"higher":[29],"parallelization":[30],"degrees.":[31],"Reconfigurable":[32],"is":[34,55],"often":[35],"used":[36],"together":[37],"with":[38,109],"a":[39,56,71,107,110],"conventional":[40,111],"processor":[41,72,108],"accelerate":[43],"highly":[44],"specific":[45],"applications.":[46],"However,":[47],"exploiting":[48],"dynamically":[49],"systems":[51],"microarchitectural":[53],"optimization":[54],"novel":[57],"research":[58],"area.":[59],"paper":[61],"presents":[62],"first":[65],"time":[66],"an":[67],"FPGA-based":[68],"implementation":[69],"that":[73],"can":[74,97],"reconfigure":[75],"adapt":[77],"its":[78],"own":[79],"memory-to-cache":[80],"address":[81],"mapping":[82,113],"function":[83],"at":[84],"runtime":[85],"by":[86],"means":[87],"dynamic":[89],"reconfiguration":[90],"nature-inspired":[92],"optimization.":[93],"In":[94],"experiments":[95],"we":[96],"achieve":[98],"up":[99],"7.8%":[101],"better":[102],"execution":[103],"times":[104],"compared":[105],"cache":[112],"function.":[114]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}