{"id":"https://openalex.org/W2165838173","doi":"https://doi.org/10.1109/ahs.2009.43","title":"Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures","display_name":"Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2165838173","doi":"https://doi.org/10.1109/ahs.2009.43","mag":"2165838173"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2009.43","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2009.43","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vbn.aau.dk/da/publications/142e55a0-3963-11de-8a17-000ea68e967b","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045970379","display_name":"Andreas Popp","orcid":"https://orcid.org/0000-0001-6323-104X"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Andreas Popp","raw_affiliation_strings":["Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark"],"affiliations":[{"raw_affiliation_string":"Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043140393","display_name":"Yannick Le Moullec","orcid":"https://orcid.org/0000-0003-4667-621X"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Yannick Le Moullec","raw_affiliation_strings":["Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark"],"affiliations":[{"raw_affiliation_string":"Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090047862","display_name":"Peter Koch","orcid":"https://orcid.org/0000-0002-5328-7127"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Peter Koch","raw_affiliation_strings":["Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark"],"affiliations":[{"raw_affiliation_string":"Center for Software Defined Radio & Technology Platforms Section, Department of Electronic Systems, University of Aalborg, Aalborg, Denmark","institution_ids":["https://openalex.org/I891191580"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045970379"],"corresponding_institution_ids":["https://openalex.org/I891191580"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70034534,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8387492895126343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7102792859077454},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6561986207962036},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5805065035820007},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5438043475151062},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.5421572327613831},{"id":"https://openalex.org/keywords/multiprocessor-scheduling","display_name":"Multiprocessor scheduling","score":0.4647592306137085},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.4270375967025757},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3454129099845886},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.343400239944458},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.33397167921066284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28184980154037476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19394183158874512},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07828816771507263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8387492895126343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7102792859077454},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6561986207962036},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5805065035820007},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5438043475151062},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.5421572327613831},{"id":"https://openalex.org/C85924588","wikidata":"https://www.wikidata.org/wiki/Q107419135","display_name":"Multiprocessor scheduling","level":5,"score":0.4647592306137085},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.4270375967025757},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3454129099845886},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.343400239944458},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.33397167921066284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28184980154037476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19394183158874512},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07828816771507263},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2009.43","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2009.43","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/142e55a0-3963-11de-8a17-000ea68e967b","is_oa":true,"landing_page_url":"https://vbn.aau.dk/da/publications/142e55a0-3963-11de-8a17-000ea68e967b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Popp, A, Le Moullec, Y & Koch, P 2009, Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures. in NASA/ESA Conference on Adaptive Hardware and Systems, 2009. AHS 2009. IEEE (Institute of Electrical and Electronics Engineers), pp. 230, NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2009) , San Francisco, United States, 29/07/2009. https://doi.org/10.1109/AHS.2009.43","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/142e55a0-3963-11de-8a17-000ea68e967b","is_oa":true,"landing_page_url":"https://vbn.aau.dk/da/publications/142e55a0-3963-11de-8a17-000ea68e967b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Popp, A, Le Moullec, Y & Koch, P 2009, Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures. in NASA/ESA Conference on Adaptive Hardware and Systems, 2009. AHS 2009. IEEE (Institute of Electrical and Electronics Engineers), pp. 230, NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2009) , San Francisco, United States, 29/07/2009. https://doi.org/10.1109/AHS.2009.43","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1497607886","https://openalex.org/W2023426888","https://openalex.org/W2097911714","https://openalex.org/W2100304552","https://openalex.org/W2130491314","https://openalex.org/W2155742588","https://openalex.org/W2161577181","https://openalex.org/W4230946966","https://openalex.org/W4240447695"],"related_works":["https://openalex.org/W2545511463","https://openalex.org/W2106332846","https://openalex.org/W2956094179","https://openalex.org/W2245286458","https://openalex.org/W27741389","https://openalex.org/W2541348386","https://openalex.org/W1570967612","https://openalex.org/W2182592860","https://openalex.org/W2172075652","https://openalex.org/W2369829641"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"describe":[4],"a":[5,31,69,109],"mapping":[6,27,83],"methodology":[7,28,84],"for":[8,34,41],"heterogeneous":[9],"reconfigurable":[10,23],"architectures":[11],"consisting":[12],"of":[13,30,38,54,89,97,117,125,128,137,143,158,160],"one":[14,20,98,102],"or":[15,21],"more":[16,22,75],"SW":[17,99],"processors":[18],"and":[19,46,50,73,101,147],"units,":[24],"FPGAs.":[25],"The":[26,82,104,131],"consists":[29],"separated":[32],"track":[33],"a)":[35],"the":[36,39,42,52,60,74,123,129,138,141,153,161],"generation":[37],"configurations":[40,56],"FPGA":[43],"by":[44,87],"level-based":[45,144],"clustering-based":[47],"temporal":[48,145],"partitioning,":[49],"b)":[51],"scheduling":[53,67,80,151],"those":[55],"as":[57,59,120,122],"well":[58,121],"software":[61],"tasks,":[62],"based":[63],"on":[64,94],"two":[65],"multiprocessor":[66],"algorithms:":[68],"simple":[70],"list-based":[71],"scheduler":[72],"complex":[76],"extended":[77,148],"dynamic":[78,149],"level":[79,150],"algorithm.":[81],"is":[85],"benchmarked":[86],"means":[88],"randomly":[90],"created":[91],"task":[92],"graphs":[93],"an":[95],"architecture":[96],"processor":[100],"FPGA.":[103],"results":[105,132],"are":[106],"compared":[107],"to":[108],"0-1":[110],"integer":[111],"linear":[112],"programming":[113],"solution":[114],"in":[115,135,156],"terms":[116,157],"exploration":[118],"time":[119],"finish-time":[124,159],"all":[126],"tasks":[127],"application.":[130],"show":[133],"that,":[134],"90%":[136],"investigated":[139],"cases,":[140],"combination":[142],"partitioning":[146],"gives":[152],"best":[154],"performance":[155],"full":[162],"task-set.":[163]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}