{"id":"https://openalex.org/W2120556855","doi":"https://doi.org/10.1109/ahs.2008.63","title":"SystemC-based Reconfigurable IP Modelling for System-on-Chip Design","display_name":"SystemC-based Reconfigurable IP Modelling for System-on-Chip Design","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2120556855","doi":"https://doi.org/10.1109/ahs.2008.63","mag":"2120556855"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2008.63","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2008.63","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032953548","display_name":"Ali Ahmadinia","orcid":"https://orcid.org/0000-0003-4612-1142"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ali Ahmadinia","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077282448","display_name":"Balal Ahmad","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Balal Ahmad","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001069449","display_name":"Ahmet T. Erdogan","orcid":"https://orcid.org/0000-0003-2451-9395"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ahmet T. Erdogan","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022272531","display_name":"Tughrul Arslan","orcid":"https://orcid.org/0000-0001-8176-5803"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tughrul Arslan","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.5637,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61427175,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.962006688117981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183964490890503},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6984604001045227},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6477192044258118},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.621292769908905},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5956310629844666},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5866636633872986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5730671882629395},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5682080388069153},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.523804783821106},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4779415428638458},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47596877813339233},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.46247804164886475},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.44201451539993286},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3316505551338196}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.962006688117981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183964490890503},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6984604001045227},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6477192044258118},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.621292769908905},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5956310629844666},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5866636633872986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5730671882629395},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5682080388069153},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.523804783821106},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4779415428638458},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47596877813339233},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.46247804164886475},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.44201451539993286},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3316505551338196},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2008.63","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2008.63","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:researchonline.gcu.ac.uk:openaire_cris_publications/05357d2d-2e79-4e85-8198-e252a60ccc59","is_oa":false,"landing_page_url":"https://researchonline.gcu.ac.uk/en/publications/05357d2d-2e79-4e85-8198-e252a60ccc59","pdf_url":null,"source":{"id":"https://openalex.org/S4306402566","display_name":"ResearchOnline (Glasgow Caledonian University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I195939026","host_organization_name":"Glasgow Caledonian University","host_organization_lineage":["https://openalex.org/I195939026"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Ahmadinia, A, Ahmad, B, Erdogan, A T & Arslan, T 2008, SystemC-based reconfigurable IP modelling for system-on-chip design. in Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Noordwijk, Netherlands, 22/06/08. https://doi.org/10.1109/AHS.2008.63","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5199999809265137,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1572417577","https://openalex.org/W2119501389","https://openalex.org/W2120579032","https://openalex.org/W2129633426","https://openalex.org/W2140321074","https://openalex.org/W2158491730","https://openalex.org/W2798333393","https://openalex.org/W3128611524","https://openalex.org/W4244062578","https://openalex.org/W6825444808"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W4247397443","https://openalex.org/W2035296141","https://openalex.org/W2548514518","https://openalex.org/W2790192245","https://openalex.org/W1996984607","https://openalex.org/W2059569687","https://openalex.org/W2537443402","https://openalex.org/W2133071611","https://openalex.org/W1984090905"],"abstract_inverted_index":{"A":[0],"new":[1,20],"system-level":[2,21],"approach":[3,22],"is":[4,23,41,72,88,143,174,190],"needed":[5,24],"to":[6,15,25,34,48,150],"incorporate":[7,26,60,162],"reconfigurability":[8,27],"in":[9,13,28,32,131,233],"IP-inegration":[10,29],"design":[11,30,56,97,158,199],"flow,":[12,31],"order":[14,33],"speed":[16,35],"up":[17,36],"the":[18,37,50,69,79,116,152,171,181,218],"designer'sA":[19],"designer's":[38],"productivity.":[39,141],"SystemC":[40,117,142,219],"used":[42,73,144,175],"as":[43,90,145,192],"a":[44,65,91,94,104,110,120,136,146,167,193,196,206,212,222,238],"system":[45,147],"level":[46,52,148,154],"language":[47,149],"raise":[49,151],"abstraction":[51,153],"for":[53,139,155,241],"embedded":[54,156],"systems":[55,157],"and":[57,98,126,133,159,200,228,235],"verification.":[58,160],"To":[59,161],"reconfiguration":[61,163],"aspects":[62,164],"of":[63,68,93,106,109,165,170,195,208,211],"IPs,":[64,166],"multiple-context":[66,168],"representation":[67,169],"different":[70,83,172,185],"functionalities":[71,173],"that":[74,176],"will":[75,177],"be":[76,178],"mapped":[77,179],"on":[78,180],"re-configurable":[80,182],"block":[81,183],"during":[82,184],"run-time":[84,186],"periods.":[85,187],"Co-simulation":[86,188],"scenario":[87,102,189,204],"proposed":[89,191],"part":[92,194],"system-on-chip":[95,197],"(SoC)":[96,198],"modelling.":[99,201],"SystemC-HDL":[100,202],"co-simulation":[101,203],"provides":[103,205],"way":[105,207],"checking":[107,209],"interoperability":[108,210],"single":[111,213],"designed":[112,214],"HW":[113,215],"module":[114,216],"with":[115,217],"model.":[118,220],"As":[119,221],"case":[121,223],"study,":[122,224],"novel":[123,225],"reconfigurable":[124,226],"FFT":[125,227],"Viterbi":[127,229],"architectures":[128,230],"are":[129,231],"modelled":[130,232],"SystemC,":[132,234],"plugged":[134,236],"into":[135,237],"LEON":[137,239],"platform":[138,240],"co-simulation.":[140,242]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}