{"id":"https://openalex.org/W1963855971","doi":"https://doi.org/10.1109/afrcon.2013.6757780","title":"Extensible framework for graphical representation of HDL models and Simulation Results","display_name":"Extensible framework for graphical representation of HDL models and Simulation Results","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1963855971","doi":"https://doi.org/10.1109/afrcon.2013.6757780","mag":"1963855971"},"language":"en","primary_location":{"id":"doi:10.1109/afrcon.2013.6757780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012166109","display_name":"Katar\u00edna Jelemensk\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"Katarina Jelemenska","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038528703","display_name":"Martin Hyben","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Martin Hyben","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025125165","display_name":"Tomas Janciga","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Tomas Janciga","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043599436","display_name":"Martin Kardos","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Martin Kardos","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039201180","display_name":"Lubomir Maron","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Lubomir Maron","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043858721","display_name":"Zsolt Sull","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Zsolt Sull","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol. in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5012166109"],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04776359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8663579225540161},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8062830567359924},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6718747615814209},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6301923394203186},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.617098331451416},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6153863072395325},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.590064525604248},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.5407254099845886},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.48458707332611084},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.4784817099571228},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.462046355009079},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4404584467411041},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.41417765617370605},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3400765061378479},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25816580653190613},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22646889090538025},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18693488836288452},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.17337971925735474},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12803915143013}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8663579225540161},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8062830567359924},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6718747615814209},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6301923394203186},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.617098331451416},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6153863072395325},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.590064525604248},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.5407254099845886},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.48458707332611084},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4784817099571228},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.462046355009079},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4404584467411041},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.41417765617370605},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3400765061378479},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25816580653190613},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22646889090538025},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18693488836288452},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.17337971925735474},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12803915143013},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/afrcon.2013.6757780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323641","display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV","ror":"https://ror.org/044gwpv05"},{"id":"https://openalex.org/F4320330700","display_name":"Slovensk\u00e1 technick\u00e1 univerzita v Bratislave","ror":"https://ror.org/0561ghm58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W140216883","https://openalex.org/W616429135","https://openalex.org/W1891842933","https://openalex.org/W2069270723","https://openalex.org/W2087362496","https://openalex.org/W2125173454","https://openalex.org/W2129602408","https://openalex.org/W2163427621","https://openalex.org/W6639741120"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2117882911","https://openalex.org/W2111408175","https://openalex.org/W2118900962","https://openalex.org/W2122949436","https://openalex.org/W1554653810","https://openalex.org/W2019101105","https://openalex.org/W2143529626"],"abstract_inverted_index":{"Digital":[0],"systems":[1,44],"models":[2,19,45],"complexity":[3],"requires":[4],"often":[5,21],"representation":[6,31],"of":[7,17,41,81,125,142],"their":[8,26,50],"structure":[9,46,83,157],"in":[10,96,134,154],"graphical":[11],"form.":[12],"Also":[13],"the":[14,18,29,37,42,59,75,88,102,106,109,135,140,155],"simulation":[15,51,85,129],"results":[16,86,130],"are":[20],"very":[22],"extensive":[23],"and":[24,70,84,144],"for":[25,39,79,100],"effective":[27],"browsing":[28],"proper":[30],"is":[32],"needed.":[33],"We":[34],"have":[35],"proposed":[36],"methods":[38,54,110],"visualization":[40],"digital":[43],"as":[47,49,158],"well":[48],"outputs.":[52],"The":[53,128],"were":[55,77,111],"designed":[56],"to":[57,117],"support":[58],"three":[60],"most":[61],"popular":[62],"hardware":[63],"description":[64],"languages":[65],"(HDLs)":[66],"\u2014":[67],"VHDL,":[68],"Verilog,":[69],"SystemC.":[71],"For":[72],"each":[73,123],"language":[74],"algorithms":[76],"developed":[78],"transformation":[80],"model":[82,126],"into":[87,113],"common":[89,97],"output":[90],"forms":[91],"that":[92],"can":[93,131,150],"be":[94,132,151],"stored":[95],"file":[98],"formats":[99],"all":[101,108],"languages.":[103],"To":[104],"verify":[105],"solution":[107],"integrated":[112],"one":[114],"system":[115],"allowing":[116],"browse":[118],"connections":[119],"between":[120],"modules":[121],"on":[122],"level":[124],"hierarchy.":[127],"displayed":[133,152],"traditional":[136],"waveform":[137],"style,":[138],"however":[139],"values":[141],"ports":[143],"signals":[145],"at":[146],"a":[147],"particular":[148],"time":[149],"directly":[153],"visualized":[156],"well.":[159]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}