{"id":"https://openalex.org/W7127403589","doi":"https://doi.org/10.1109/access.2026.3659944","title":"Ultra-Fast and Accurate Estimation of Large-Scale and Multi-Level Mesh-Based On-Chip Architectures Using Machine Learning and Multiprocessing","display_name":"Ultra-Fast and Accurate Estimation of Large-Scale and Multi-Level Mesh-Based On-Chip Architectures Using Machine Learning and Multiprocessing","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7127403589","doi":"https://doi.org/10.1109/access.2026.3659944"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3659944","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3659944","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3659944","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103388978","display_name":"Anil Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anil Kumar","raw_affiliation_strings":["Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India"],"raw_orcid":"https://orcid.org/0000-0002-7288-7697","affiliations":[{"raw_affiliation_string":"Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India","institution_ids":["https://openalex.org/I164861460"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Karnataka, Surathkal, Mangaluru, Karnataka, India"],"raw_orcid":"https://orcid.org/0000-0001-5054-3124","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Karnataka, Surathkal, Mangaluru, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124942946","display_name":"S. Mahadevi","orcid":null},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Mahadevi","raw_affiliation_strings":["Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India"],"raw_orcid":"https://orcid.org/0000-0002-8745-1810","affiliations":[{"raw_affiliation_string":"Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India","institution_ids":["https://openalex.org/I164861460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12481345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"21542","last_page":"21552"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9782999753952026,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9782999753952026,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.009999999776482582,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.003700000001117587,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8537999987602234},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6061000227928162},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.46369999647140503},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.45829999446868896},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4207000136375427},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39959999918937683},{"id":"https://openalex.org/keywords/performance-prediction","display_name":"Performance prediction","score":0.3743000030517578},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.36739999055862427}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8537999987602234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8363000154495239},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6061000227928162},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.5205000042915344},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4957999885082245},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.46369999647140503},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.45829999446868896},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4207000136375427},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39959999918937683},{"id":"https://openalex.org/C2777115002","wikidata":"https://www.wikidata.org/wiki/Q7168246","display_name":"Performance prediction","level":2,"score":0.3743000030517578},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.36739999055862427},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.3596000075340271},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3528999984264374},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34940001368522644},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.33970001339912415},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2935999929904938},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.2892000079154968},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.28220000863075256},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2754000127315521},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.2736000120639801},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.273499995470047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2728999853134155},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.26739999651908875},{"id":"https://openalex.org/C83546350","wikidata":"https://www.wikidata.org/wiki/Q1139051","display_name":"Regression","level":2,"score":0.26260000467300415},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2565999925136566},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2535000145435333},{"id":"https://openalex.org/C48921125","wikidata":"https://www.wikidata.org/wiki/Q10861030","display_name":"Linear regression","level":2,"score":0.2531999945640564},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.2531999945640564}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3659944","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3659944","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3659944","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3659944","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1964357740","https://openalex.org/W1970569200","https://openalex.org/W1985818188","https://openalex.org/W1987131925","https://openalex.org/W1990274494","https://openalex.org/W1994043155","https://openalex.org/W1996037410","https://openalex.org/W2008934398","https://openalex.org/W2021124483","https://openalex.org/W2031084743","https://openalex.org/W2043143714","https://openalex.org/W2052391022","https://openalex.org/W2071003187","https://openalex.org/W2091422180","https://openalex.org/W2098156582","https://openalex.org/W2102128509","https://openalex.org/W2112753600","https://openalex.org/W2114853176","https://openalex.org/W2118231264","https://openalex.org/W2119677480","https://openalex.org/W2121264877","https://openalex.org/W2125676180","https://openalex.org/W2128476033","https://openalex.org/W2157225945","https://openalex.org/W2159218826","https://openalex.org/W2163061018","https://openalex.org/W2278910568","https://openalex.org/W2292188910","https://openalex.org/W2553077289","https://openalex.org/W2614016220","https://openalex.org/W2614974481","https://openalex.org/W2787940891","https://openalex.org/W2795190612","https://openalex.org/W2901431755","https://openalex.org/W2963565222","https://openalex.org/W2964008919","https://openalex.org/W2969716288","https://openalex.org/W3042358226","https://openalex.org/W3081587429","https://openalex.org/W3083423409","https://openalex.org/W3139629885","https://openalex.org/W3158218875","https://openalex.org/W3197921061","https://openalex.org/W4225147852","https://openalex.org/W4229831042","https://openalex.org/W4236302577","https://openalex.org/W4280634595","https://openalex.org/W4327808909","https://openalex.org/W4406237488"],"related_works":[],"abstract_inverted_index":{"Packet":[0],"Switching":[1],"On-Chip":[2],"Network":[3],"technology":[4],"has":[5],"taken":[6],"over":[7],"conventional":[8],"bus-based":[9],"on-chips":[10],"since":[11,108],"it":[12],"combines":[13],"multiple":[14],"cores":[15],"into":[16],"a":[17,62,89,142,212],"single":[18],"chip,":[19],"enabling":[20],"the":[21,55,59,96,123,180,219],"implementation":[22],"of":[23,29,58,82,99,125,144],"numerous":[24],"complicated":[25],"applications.":[26],"The":[27,117,149,172,206],"evaluation":[28],"NoC":[30,103,138,159,184],"design":[31,52,97,208],"performance":[32,57],"depends":[33],"mainly":[34],"on":[35,114,155],"simulation,":[36],"which":[37],"becomes":[38],"very":[39],"slow":[40],"with":[41,106,176],"increasing":[42],"architectural":[43],"size":[44],"and":[45,71,101,157,161,169,201,216],"needs":[46],"more":[47],"information":[48],"about":[49],"how":[50],"different":[51,115,130],"parameters":[53,98,139],"affect":[54],"actual":[56],"network.":[60],"As":[61],"result,":[63],"using":[64,77],"simulation":[65],"for":[66],"optimization":[67],"is":[68,122],"exceedingly":[69],"challenging,":[70],"these":[72,109],"systems":[73],"must":[74],"be":[75,112,153,163],"verified":[76],"distinct":[78],"simulated":[79,146],"traffic":[80,147,204],"flows":[81],"various":[83,145,202],"topological":[84],"sizes.":[85],"Thus,":[86],"we":[87],"present":[88],"Machine":[90],"Learning":[91],"(ML)":[92],"framework":[93],"to":[94,111,165,191,225],"examine":[95],"2D":[100,156],"3D":[102,158],"architectures":[104],"paired":[105],"multiprocessing":[107],"need":[110],"evaluated":[113],"configurations.":[116],"Multiprocessing":[118],"Regression":[119],"Framework":[120],"(MRF)":[121],"name":[124],"this":[126,135],"framework.":[127],"By":[128],"utilizing":[129],"machine":[131],"learning":[132],"regression":[133],"models,":[134],"approach":[136,151],"forecasts":[137],"while":[140,218],"considering":[141],"range":[143],"flows.":[148],"proposed":[150,207],"can":[152],"tested":[154,194],"designs":[160],"may":[162],"used":[164],"analyze":[166],"performance,":[167],"area,":[168],"power":[170],"architectures.":[171],"outcomes":[173],"were":[174,193],"compared":[175],"those":[177],"produced":[178],"by":[179],"popular":[181],"cycle-accurate":[182],"Booksim":[183],"simulator.":[185],"Topology":[186],"sizes":[187],"ranging":[188],"from":[189],"2\u00d72":[190],"50\u00d750":[192],"alongside":[195],"varying":[196],"injection":[197],"rates,":[198],"virtual":[199],"channels,":[200],"network":[203],"behaviors.":[205],"put":[209],"forward":[210],"achieved":[211],"speedup":[213],"between":[214],"1000\u00d7":[215],"1500\u00d7,":[217],"prediction":[220],"error":[221],"was":[222],"approximately":[223],"8%":[224],"10%.":[226]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-04T00:00:00"}