{"id":"https://openalex.org/W4416925994","doi":"https://doi.org/10.1109/access.2025.3639476","title":"Hybrid Cross-Coupled Inverter-Based 8T SRAM Design With Half-Selection Immunity and Enhanced Stability for Power-Constrained Applications","display_name":"Hybrid Cross-Coupled Inverter-Based 8T SRAM Design With Half-Selection Immunity and Enhanced Stability for Power-Constrained Applications","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4416925994","doi":"https://doi.org/10.1109/access.2025.3639476"},"language":null,"primary_location":{"id":"doi:10.1109/access.2025.3639476","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639476","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3639476","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119897339","display_name":"Amir Mohammad Karimi Forood","orcid":"https://orcid.org/0009-0006-4489-5960"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amir Mohammad Karimi Forood","raw_affiliation_strings":["Department of Biomedical Engineering, University of Connecticut, Storrs, CT, USA"],"raw_orcid":"https://orcid.org/0009-0006-4489-5960","affiliations":[{"raw_affiliation_string":"Department of Biomedical Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083574365","display_name":"Shams Ul Haq","orcid":"https://orcid.org/0000-0003-3144-3149"},"institutions":[{"id":"https://openalex.org/I59475050","display_name":"Jamia Millia Islamia","ror":"https://ror.org/00pnhhv55","country_code":"IN","type":"education","lineage":["https://openalex.org/I59475050"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shams Ul Haq","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, India","Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, INDIA"],"raw_orcid":"https://orcid.org/0000-0003-3144-3149","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, India","institution_ids":["https://openalex.org/I59475050"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, INDIA","institution_ids":["https://openalex.org/I59475050"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017748721","display_name":"Erfan Abbasian","orcid":"https://orcid.org/0000-0003-0073-8737"},"institutions":[{"id":"https://openalex.org/I84248293","display_name":"Babol Noshirvani University of Technology","ror":"https://ror.org/02zc85170","country_code":"IR","type":"education","lineage":["https://openalex.org/I84248293"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Erfan Abbasian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran","Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, IRAN"],"raw_orcid":"https://orcid.org/0000-0003-0073-8737","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran","institution_ids":["https://openalex.org/I84248293"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, IRAN","institution_ids":["https://openalex.org/I84248293"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003021699","display_name":"Ajay Rupani","orcid":"https://orcid.org/0000-0003-3966-2098"},"institutions":[{"id":"https://openalex.org/I73779912","display_name":"Manipal University Jaipur","ror":"https://ror.org/040h76494","country_code":null,"type":"education","lineage":["https://openalex.org/I73779912"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ajay Rupani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, India","Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, INDIA"],"raw_orcid":"https://orcid.org/0000-0003-3966-2098","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, India","institution_ids":["https://openalex.org/I73779912"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, INDIA","institution_ids":["https://openalex.org/I73779912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103206180","display_name":"Deepika Bansal","orcid":"https://orcid.org/0000-0002-0178-0841"},"institutions":[{"id":"https://openalex.org/I73779912","display_name":"Manipal University Jaipur","ror":"https://ror.org/040h76494","country_code":null,"type":"education","lineage":["https://openalex.org/I73779912"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepika Bansal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, India","Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, INDIA"],"raw_orcid":"https://orcid.org/0000-0002-0178-0841","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, India","institution_ids":["https://openalex.org/I73779912"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Manipal University Jaipur, Jaipur, INDIA","institution_ids":["https://openalex.org/I73779912"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5119897339"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":1.3062,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.84202202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"13","issue":null,"first_page":"206734","last_page":"206752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9354000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9354000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.011800000444054604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00989999994635582,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.708899974822998},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"Noise immunity","score":0.6327000260353088},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5163000226020813},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5130000114440918},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4471000134944916},{"id":"https://openalex.org/keywords/carbon-nanotube-field-effect-transistor","display_name":"Carbon nanotube field-effect transistor","score":0.4447000026702881},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.41819998621940613},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4140999913215637},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.40459999442100525},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.3700999915599823}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7583000063896179},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.708899974822998},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.6327000260353088},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5163000226020813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5153999924659729},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5130000114440918},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4471000134944916},{"id":"https://openalex.org/C58916441","wikidata":"https://www.wikidata.org/wiki/Q1778563","display_name":"Carbon nanotube field-effect transistor","level":5,"score":0.4447000026702881},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.41819998621940613},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4140999913215637},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.40459999442100525},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.3700999915599823},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3603000044822693},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3537999987602234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35249999165534973},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.34950000047683716},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.34940001368522644},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.32170000672340393},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.30059999227523804},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.2879999876022339},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.27880001068115234},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.2709999978542328},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2667999863624573},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2623000144958496},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.2619999945163727},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.25540000200271606},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.25049999356269836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2025.3639476","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639476","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3639476","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639476","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W2104988669","https://openalex.org/W2165303371","https://openalex.org/W2172161464","https://openalex.org/W2591049986","https://openalex.org/W3158968167","https://openalex.org/W3159647257","https://openalex.org/W3186295854","https://openalex.org/W3195977783","https://openalex.org/W3216952824","https://openalex.org/W4200470254","https://openalex.org/W4296558561","https://openalex.org/W4309825463","https://openalex.org/W4319005184","https://openalex.org/W4327499911","https://openalex.org/W4362705515","https://openalex.org/W4390674774","https://openalex.org/W4390770871","https://openalex.org/W4391378371","https://openalex.org/W4392185864","https://openalex.org/W4394002450","https://openalex.org/W4394698857","https://openalex.org/W4399321627","https://openalex.org/W4399531542","https://openalex.org/W4400834574","https://openalex.org/W4402847991","https://openalex.org/W4403329716","https://openalex.org/W4404220685","https://openalex.org/W4404799619","https://openalex.org/W4404810275","https://openalex.org/W4405318215","https://openalex.org/W4405484359","https://openalex.org/W4406200271","https://openalex.org/W4406472483","https://openalex.org/W4408271324","https://openalex.org/W4409136844","https://openalex.org/W4409407239","https://openalex.org/W4410176682","https://openalex.org/W4410197536","https://openalex.org/W4410325711","https://openalex.org/W4410910884","https://openalex.org/W4410935556","https://openalex.org/W4413074107","https://openalex.org/W4414404789","https://openalex.org/W4414647311"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,49,81,91,104,121,131,161,206],"novel":[4],"8-transistor":[5],"(8T)":[6],"static":[7,126,136,215],"random-access":[8],"memory":[9,119,212],"(SRAM)":[10],"cell":[11,179,204],"employing":[12],"hybrid":[14],"cross-coupled":[15],"inverter":[16],"(HCCI)":[17],"structure":[18],"to":[19,40,100],"address":[20],"critical":[21,222],"challenges":[22],"in":[23,52,84,88,94,107,118,124,134,145,149,154],"power-constrained":[24],"computing":[25],"environments.":[26],"The":[27,56],"proposed":[28,177],"HCCI8T":[29,203],"architecture":[30],"integrates":[31],"conventional":[32,53],"and":[33,44,90,141,152,218],"Schmitt-trigger":[34],"inverters":[35],"within":[36],"the":[37,68,95,158,176,202],"feedback":[38],"loop":[39],"improve":[41],"write":[42,46,125,150,219],"stability":[43],"eliminate":[45],"half-selection":[47],"disturbance,":[48],"common":[50],"issue":[51],"8T":[54],"cells.":[55],"design":[57,159],"is":[58],"implemented":[59],"using":[60],"carbon":[61],"nanotube":[62],"field-effect":[63],"transistor":[64],"(CNTFET)":[65],"technology":[66],"at":[67,112,192],"32-nm":[69],"node,":[70],"offering":[71],"superior":[72],"electrical":[73,182],"characteristics":[74],"over":[75],"traditional":[76],"devices.":[77],"Device-level":[78],"simulations":[79,168],"demonstrate":[80],"2.52\u00d7":[82],"improvement":[83,133],"on-current,":[85],"8.19\u00d7":[86],"reduction":[87,106],"off-current,":[89],"20.65\u00d7":[92],"increase":[93,164],"on-off":[96],"current":[97],"ratio":[98],"compared":[99],"baseline":[101],"transistors,":[102],"alongside":[103],"1.18\u00d7":[105],"subthreshold":[108],"swing.":[109],"Circuit-level":[110],"analysis":[111],"0.7":[113],"V":[114],"shows":[115],"significant":[116],"improvements":[117],"performance:":[120],"2.11\u00d7":[122],"enhancement":[123],"noise":[127,137,216],"margin":[128,138],"(0.415":[129],"V),":[130,140],"2.2\u00d7":[132],"read":[135,146],"(0.238":[139],"reductions":[142],"of":[143,186],"28.88%":[144],"power,":[147,151],"25.38%":[148],"59.57%":[153],"leakage":[155],"power.":[156],"Although":[157],"incurs":[160],"moderate":[162],"latency":[163],"(22\u201327%),":[165],"Monte":[166],"Carlo":[167],"confirm":[169],"strong":[170],"robustness":[171],"under":[172,223],"process":[173],"variations.":[174],"Additionally,":[175],"SRAM":[178],"achieves":[180],"an":[181],"quality":[183],"metric":[184],"(EQM)":[185],"1.314":[187],"\u00d7":[188],"10<sup":[189],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[190],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-5</sup>":[191],"0.35":[193],"V,":[194],"outperforming":[195],"existing":[196],"CNTFET-based":[197],"alternatives.":[198],"These":[199],"results":[200],"establish":[201],"as":[205],"viable":[207],"candidate":[208],"for":[209],"next-generation":[210],"low-power":[211],"systems":[213],"where":[214],"immunity":[217],"integrity":[220],"are":[221],"tight":[224],"energy":[225],"budgets.":[226]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2025-12-16T23:43:54.943958","created_date":"2025-12-02T00:00:00"}