{"id":"https://openalex.org/W3203922357","doi":"https://doi.org/10.1109/access.2021.3117576","title":"Semiconductor Manufacturing Final Test Yield Optimization and Wafer Acceptance Test Parameter Inverse Design Using Multi-Objective Optimization Algorithms","display_name":"Semiconductor Manufacturing Final Test Yield Optimization and Wafer Acceptance Test Parameter Inverse Design Using Multi-Objective Optimization Algorithms","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3203922357","doi":"https://doi.org/10.1109/access.2021.3117576","mag":"3203922357"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3117576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3117576","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09558865.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09558865.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014629661","display_name":"Dan Jiang","orcid":"https://orcid.org/0000-0003-4735-479X"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Dan Jiang","raw_affiliation_strings":["Engineering Product Development, Singapore University of Technology and Design, Singapore 487372 and Silicon Laboratories International, 18 Tai Seng Street, Singapore 539775"],"raw_orcid":"https://orcid.org/0000-0003-4735-479X","affiliations":[{"raw_affiliation_string":"Engineering Product Development, Singapore University of Technology and Design, Singapore 487372 and Silicon Laboratories International, 18 Tai Seng Street, Singapore 539775","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068749475","display_name":"Weihua Lin","orcid":"https://orcid.org/0000-0002-2982-3284"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Weihua Lin","raw_affiliation_strings":["Silicon Laboratories International, 18 Tai Seng Street, Singapore 539775"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Laboratories International, 18 Tai Seng Street, Singapore 539775","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064500828","display_name":"Nagarajan Raghavan","orcid":"https://orcid.org/0000-0001-6735-3108"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nagarajan Raghavan","raw_affiliation_strings":["Engineering Product Development, Singapore University of Technology and Design, Singapore 487372. (e-mail: nagarajan@sutd.edu.sg)"],"raw_orcid":"https://orcid.org/0000-0001-6735-3108","affiliations":[{"raw_affiliation_string":"Engineering Product Development, Singapore University of Technology and Design, Singapore 487372. (e-mail: nagarajan@sutd.edu.sg)","institution_ids":["https://openalex.org/I152815399"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.6884,"has_fulltext":true,"cited_by_count":20,"citation_normalized_percentile":{"value":0.69192491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"9","issue":null,"first_page":"137655","last_page":"137666"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.6178603172302246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5256855487823486},{"id":"https://openalex.org/keywords/process-optimization","display_name":"Process optimization","score":0.5055723190307617},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46520882844924927},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4502248167991638},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.449695885181427},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4422718584537506},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.42602166533470154},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.42436376214027405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42101868987083435},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.2912839949131012},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23807016015052795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21734094619750977},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.1849181056022644},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.0898364782333374},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.08416038751602173}],"concepts":[{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.6178603172302246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5256855487823486},{"id":"https://openalex.org/C115952470","wikidata":"https://www.wikidata.org/wiki/Q332172","display_name":"Process optimization","level":2,"score":0.5055723190307617},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46520882844924927},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4502248167991638},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.449695885181427},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4422718584537506},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.42602166533470154},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.42436376214027405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42101868987083435},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.2912839949131012},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23807016015052795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21734094619750977},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.1849181056022644},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0898364782333374},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.08416038751602173},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3117576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3117576","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09558865.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:d9232fafabe04e3b8f66232f90ed8d71","is_oa":true,"landing_page_url":"https://doaj.org/article/d9232fafabe04e3b8f66232f90ed8d71","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 137655-137666 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3117576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3117576","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09558865.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[{"id":"https://openalex.org/G8170011920","display_name":null,"funder_award_id":"IGIPSILICON1901","funder_id":"https://openalex.org/F4320320742","funder_display_name":"Economic Development Board - Singapore"}],"funders":[{"id":"https://openalex.org/F4320320742","display_name":"Economic Development Board - Singapore","ror":"https://ror.org/02nqj0b62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3203922357.pdf","grobid_xml":"https://content.openalex.org/works/W3203922357.grobid-xml"},"referenced_works_count":69,"referenced_works":["https://openalex.org/W41557223","https://openalex.org/W60686164","https://openalex.org/W147475332","https://openalex.org/W161930826","https://openalex.org/W1521032781","https://openalex.org/W1543520236","https://openalex.org/W1544309315","https://openalex.org/W1558919105","https://openalex.org/W1879678483","https://openalex.org/W1964413087","https://openalex.org/W1985691370","https://openalex.org/W1996118086","https://openalex.org/W2002368128","https://openalex.org/W2013885787","https://openalex.org/W2018044188","https://openalex.org/W2023711088","https://openalex.org/W2046320182","https://openalex.org/W2059862699","https://openalex.org/W2079163915","https://openalex.org/W2082839354","https://openalex.org/W2084494253","https://openalex.org/W2088252378","https://openalex.org/W2088376206","https://openalex.org/W2095646370","https://openalex.org/W2098675632","https://openalex.org/W2098907614","https://openalex.org/W2100830227","https://openalex.org/W2104017154","https://openalex.org/W2105214055","https://openalex.org/W2117502083","https://openalex.org/W2126105956","https://openalex.org/W2132366653","https://openalex.org/W2141119792","https://openalex.org/W2142745732","https://openalex.org/W2152195021","https://openalex.org/W2169245194","https://openalex.org/W2295598076","https://openalex.org/W2344002165","https://openalex.org/W2513948365","https://openalex.org/W2533575454","https://openalex.org/W2543580944","https://openalex.org/W2604341945","https://openalex.org/W2620931432","https://openalex.org/W2735372685","https://openalex.org/W2736156547","https://openalex.org/W2756442164","https://openalex.org/W2783094354","https://openalex.org/W2783455373","https://openalex.org/W2798046670","https://openalex.org/W2803331670","https://openalex.org/W2808411880","https://openalex.org/W2890887208","https://openalex.org/W2892234452","https://openalex.org/W2901215507","https://openalex.org/W2904891161","https://openalex.org/W2921981915","https://openalex.org/W2940617832","https://openalex.org/W2943969192","https://openalex.org/W2961614712","https://openalex.org/W2964154860","https://openalex.org/W2993471286","https://openalex.org/W3011758108","https://openalex.org/W3047739110","https://openalex.org/W3096084562","https://openalex.org/W3102476541","https://openalex.org/W3125127103","https://openalex.org/W3128156984","https://openalex.org/W4236412150","https://openalex.org/W6789718945"],"related_works":["https://openalex.org/W3019488139","https://openalex.org/W3184080862","https://openalex.org/W2080342342","https://openalex.org/W2992255955","https://openalex.org/W2895898542","https://openalex.org/W4309152909","https://openalex.org/W4212878234","https://openalex.org/W2040017137","https://openalex.org/W1964414983","https://openalex.org/W2736597524"],"abstract_inverted_index":{"In":[0,93],"the":[1,13,29,53,81,143,178,194,201,238,243,258,261,265,274],"semiconductor":[2,34],"industry,":[3],"many":[4],"previous":[5],"optimization":[6,63,89,104,115,148,167,244],"studies":[7,76],"have":[8,77],"been":[9],"carried":[10],"out":[11],"at":[12],"integrated":[14],"circuit":[15,22],"front-end":[16],"design":[17,26,61,112,136],"phase":[18,62],"to":[19,65,79,121,128,154,172,192,236,256,264],"identify":[20],"optimal":[21,275],"elements\u2019":[23],"size":[24],"and":[25,72,90,105,123,149,212,217,230,260,270],"parameters.":[27],"With":[28],"scaling":[30],"of":[31,68,267,273],"device":[32],"dimensions,":[33],"manufacturing":[35],"back-end":[36],"Final":[37],"Test":[38,108],"(FT)":[39],"yield":[40,55,69,84,103,131,147,175,179,268],"is":[41,56,171,181,191,234],"increasingly":[42],"influenced":[43],"by":[44,60,159,183],"systematic":[45],"or":[46,135],"random":[47],"process":[48,87,126,150],"variations.":[49],"As":[50],"a":[51,98,119,164,184],"result,":[52],"FT":[54,83,102,130,174],"not":[57],"fully":[58],"guaranteed":[59],"due":[64],"existing":[66],"limitations":[67],"simulation":[70],"models":[71],"coverage.":[73],"Very":[74],"few":[75],"attempted":[78],"incorporate":[80],"production":[82,144,248],"data":[85,249],"into":[86,142,157,163],"variation":[88],"inverse":[91,111],"design.":[92],"this":[94],"paper,":[95],"we":[96],"introduce":[97],"novel":[99],"framework":[100,259],"for":[101,250],"Wafer":[106],"Acceptance":[107],"(WAT)":[109],"parameter":[110,221,277],"using":[113,224],"multi-objective":[114,208],"algorithms.":[116],"This":[117],"provides":[118],"solution":[120],"monitor":[122],"quickly":[124],"adjust":[125],"variations":[127],"maximize":[129],"without":[132],"expensive":[133],"characterization":[134],"correction":[137],"after":[138],"products":[139],"are":[140,153,214,254],"released":[141],"phase.":[145],"Both":[146],"shift":[151,198],"feasibility":[152],"be":[155],"taken":[156],"consideration":[158],"formulating":[160],"these":[161],"factors":[162],"two":[165],"objective":[166,170,190],"problem.":[168],"One":[169],"minimize":[173,193],"loss,":[176],"wherein":[177],"loss":[180],"predicted":[182],"machine":[185],"learning":[186],"model.":[187],"The":[188],"other":[189],"total":[195],"WAT":[196,276],"parameters":[197],"distance":[199],"from":[200],"current":[202],"standard":[203],"setting.":[204],"Three":[205],"widely":[206],"used":[207,255],"algorithms":[209],"NSGA-II,":[210],"SMPSO":[211],"GDE3":[213],"applied,":[215],"compared":[216],"discussed.":[218],"An":[219],"automatic":[220],"tuning":[222],"approach":[223],"Sequential":[225],"Model-based":[226],"Algorithm":[227],"Configuration":[228],"(SMAC)":[229],"entropy-based":[231],"termination":[232],"criterion":[233],"applied":[235],"reduce":[237],"execution":[239],"time":[240],"whilst":[241],"maintaining":[242],"algorithms\u2019":[245],"performance.":[246],"Real":[247],"CMOS":[251],"55nm":[252],"chip":[253],"validate":[257],"results":[262],"point":[263],"effectiveness":[266],"improvement":[269],"accurate":[271],"identification":[272],"combination.":[278]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}