{"id":"https://openalex.org/W3172691965","doi":"https://doi.org/10.1109/access.2021.3088448","title":"Time-to-Digital Converter IP-Core for FPGA at State of the Art","display_name":"Time-to-Digital Converter IP-Core for FPGA at State of the Art","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3172691965","doi":"https://doi.org/10.1109/access.2021.3088448","mag":"3172691965"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3088448","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3088448","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09452098.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09452098.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013332656","display_name":"F. Garzetti","orcid":"https://orcid.org/0000-0002-4273-2774"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Fabio Garzetti","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069276158","display_name":"N. Corna","orcid":"https://orcid.org/0000-0002-8056-1283"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Corna","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010794943","display_name":"N. Lusardi","orcid":"https://orcid.org/0000-0001-7635-5308"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Lusardi","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046682712","display_name":"A. Geraci","orcid":"https://orcid.org/0000-0002-6084-3953"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Angelo Geraci","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013332656"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":22.1507,"has_fulltext":true,"cited_by_count":64,"citation_normalized_percentile":{"value":0.99329759,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"9","issue":null,"first_page":"85515","last_page":"85528"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12153","display_name":"Advanced Optical Sensing Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3105","display_name":"Instrumentation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12153","display_name":"Advanced Optical Sensing Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3105","display_name":"Instrumentation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8597167730331421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7641397714614868},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7359321713447571},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6396219730377197},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5512000322341919},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5337961912155151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5203465819358826},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4703117907047272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45741528272628784},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4304863512516022},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4180021286010742},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4032911956310272},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3898720145225525},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36782383918762207},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33924400806427},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2837352752685547},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1747332513332367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13187429308891296},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09006050229072571}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8597167730331421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7641397714614868},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7359321713447571},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6396219730377197},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5512000322341919},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5337961912155151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5203465819358826},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4703117907047272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45741528272628784},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4304863512516022},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4180021286010742},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4032911956310272},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3898720145225525},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36782383918762207},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33924400806427},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2837352752685547},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1747332513332367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13187429308891296},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09006050229072571},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2021.3088448","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3088448","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09452098.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:23cffeceab614c2f9a412f36ce3ad173","is_oa":true,"landing_page_url":"https://doaj.org/article/23cffeceab614c2f9a412f36ce3ad173","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 85515-85528 (2021)","raw_type":"article"},{"id":"pmh:oai:re.public.polimi.it:11311/1183729","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1183729","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3088448","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3088448","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09452098.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3172691965.pdf","grobid_xml":"https://content.openalex.org/works/W3172691965.grobid-xml"},"referenced_works_count":56,"referenced_works":["https://openalex.org/W1549055430","https://openalex.org/W1611437588","https://openalex.org/W1615624772","https://openalex.org/W1989027255","https://openalex.org/W2000778221","https://openalex.org/W2016464725","https://openalex.org/W2035014598","https://openalex.org/W2056848692","https://openalex.org/W2083238829","https://openalex.org/W2099286176","https://openalex.org/W2118905554","https://openalex.org/W2121642660","https://openalex.org/W2134814047","https://openalex.org/W2163805454","https://openalex.org/W2246162658","https://openalex.org/W2292286909","https://openalex.org/W2293848481","https://openalex.org/W2315750515","https://openalex.org/W2325429693","https://openalex.org/W2333526015","https://openalex.org/W2484176681","https://openalex.org/W2494646569","https://openalex.org/W2528590440","https://openalex.org/W2529095219","https://openalex.org/W2532874970","https://openalex.org/W2544224736","https://openalex.org/W2547661017","https://openalex.org/W2591627810","https://openalex.org/W2594590521","https://openalex.org/W2605672202","https://openalex.org/W2766626786","https://openalex.org/W2804896529","https://openalex.org/W2891753128","https://openalex.org/W2894640735","https://openalex.org/W2901153470","https://openalex.org/W2901593273","https://openalex.org/W2903305064","https://openalex.org/W2945007033","https://openalex.org/W2947880950","https://openalex.org/W2971400846","https://openalex.org/W2971681472","https://openalex.org/W2971725378","https://openalex.org/W2971788903","https://openalex.org/W2989827998","https://openalex.org/W3000820770","https://openalex.org/W3015968253","https://openalex.org/W3016261274","https://openalex.org/W3044512749","https://openalex.org/W3098010788","https://openalex.org/W4237728860","https://openalex.org/W6674948150","https://openalex.org/W6701387963","https://openalex.org/W6728350671","https://openalex.org/W6729243734","https://openalex.org/W6729445261","https://openalex.org/W6775862235"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W2237508561","https://openalex.org/W2369485957","https://openalex.org/W2535130387","https://openalex.org/W2243536805","https://openalex.org/W142017057","https://openalex.org/W2101877870","https://openalex.org/W3105918491","https://openalex.org/W2363153189","https://openalex.org/W1592424226"],"abstract_inverted_index":{"The":[0,68],"Field":[1],"Programmable":[2,28],"Gate":[3],"Array":[4],"(FPGA)":[5],"structure":[6],"poses":[7],"several":[8],"constraints":[9],"that":[10,51],"make":[11],"the":[12,35,38,44,72,92,96,114,147,157,160,164,168,174,196,201,222,237,250],"implementation":[13,186,223],"of":[14,37,74,79,102,116,128,156,167,179,187,204,224],"complex":[15],"asynchronous":[16,65,89],"circuits":[17,22],"such":[18,32],"as":[19,33],"Time-Mode":[20],"(TM)":[21],"almost":[23],"unfeasible.":[24],"In":[25,217,247],"particular,":[26],"in":[27,113,131,170,190,199,209],"Logic":[29],"(PL)":[30],"devices,":[31],"FPGAs,":[34],"operation":[36],"logic":[39,76,169],"is":[40,91,145,163],"usually":[41],"synchronous":[42],"with":[43,137],"system":[45],"clock.":[46],"However,":[47],"it":[48],"can":[49],"happen":[50],"a":[52,117,122,135,142,180,225],"very":[53],"high-performance":[54,226,252],"specifications":[55],"demands":[56],"to":[57,62,172,229,245,257,265,279,290],"abandon":[58],"this":[59,218,248],"paradigm":[60],"and":[61,99,154,208,261,268,275,282,286],"follow":[63],"an":[64,88],"implementative":[66],"solution.":[67],"main":[69],"driver":[70],"forcing":[71],"use":[73,203],"programmable":[75],"solutions":[77],"instead":[78],"tailored":[80],"Application":[81],"Specific":[82],"Integrated":[83],"Circuits":[84],"(ASIC),":[85],"best":[86,202],"suiting":[87],"design,":[90],"request":[93],"coming":[94],"from":[95,243],"research":[97],"community":[98],"industrial":[100],"R&D":[101],"fast-prototyping":[103],"at":[104,125,139],"low":[105,273],"Non":[106],"Recursive":[107],"Engineering":[108],"(NRE)":[109],"costs.":[110],"For":[111],"instance":[112],"case":[115],"high-resolved":[118],"Time-to-Digital":[119],"Converter":[120],"(TDC),":[121],"signal":[123,148],"clocked":[124],"some":[126],"hundreds":[127],"MHz":[129],"implemented":[130],"FPGA":[132],"allows":[133],"implementing":[134],"TDC":[136,189],"resolution":[138,144],"ns.":[140],"If":[141],"higher":[143],"required,":[146],"frequency":[149],"cannot":[150],"be":[151],"increased":[152],"further":[153],"one":[155],"aces":[158],"up":[159],"designer's":[161],"sleeve":[162],"propagation":[165],"delay":[166],"order":[171],"quantize":[173],"time":[175],"intervals":[176],"by":[177,195],"means":[178,253],"so-called":[181],"Tapped":[182],"Delay-Line":[183],"(TDL).":[184],"This":[185],"TDL-based":[188],"FPGAs":[191],"requires":[192],"special":[193],"attention":[194],"designer":[197],"both":[198],"making":[200],"all":[205],"available":[206],"resources":[207],"foreseeing":[210],"how":[211],"signals":[212],"propagate":[213],"inside":[214],"these":[215],"devices.":[216],"paper,":[219],"we":[220],"investigate":[221],"TDL-TDC":[227],"addressed":[228],"28-nm":[230],"7-Series":[231],"Xilinx":[232],"FPGA,":[233],"taking":[234],"into":[235],"account":[236],"comparison":[238],"between":[239],"different":[240],"technological":[241],"nodes":[242],"65-nm":[244],"20-nm.":[246],"context,":[249],"term":[251],"extended":[254],"dynamic-range":[255],"(up":[256,264,278,289],"10.3":[258],"s),":[259],"high-resolution":[260],"single-shot":[262],"precision":[263],"366":[266],"fs":[267,281],"12":[269],"ps":[270,284],"r.m.s":[271],"respectively),":[272,285],"differential":[274],"integral":[276],"non-linearity":[277],"250":[280],"2.5":[283],"multi-channel":[287],"capability":[288],"16).":[291]},"counts_by_year":[{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":19},{"year":2021,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}