{"id":"https://openalex.org/W2165171812","doi":"https://doi.org/10.1109/54.895003","title":"Power-/energy-efficient BIST schemes for processor data paths","display_name":"Power-/energy-efficient BIST schemes for processor data paths","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2165171812","doi":"https://doi.org/10.1109/54.895003","mag":"2165171812"},"language":"en","primary_location":{"id":"doi:10.1109/54.895003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.895003","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004548184","display_name":"N. Kranitis","orcid":"https://orcid.org/0000-0002-0521-4433"},"institutions":[{"id":"https://openalex.org/I203474044","display_name":"National Centre of Scientific Research \"Demokritos\"","ror":"https://ror.org/038jp4m40","country_code":"GR","type":"facility","lineage":["https://openalex.org/I203474044"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Kranitis","raw_affiliation_strings":["II & T NCSR Demokritos"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II & T NCSR Demokritos","institution_ids":["https://openalex.org/I203474044"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Gizopoulos","raw_affiliation_strings":["University of Piraeus, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087973205","display_name":"A. Paschalis","orcid":"https://orcid.org/0000-0002-6236-4227"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Paschalis","raw_affiliation_strings":["University of Athens (NKUA), Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Athens (NKUA), Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I203474044","display_name":"National Centre of Scientific Research \"Demokritos\"","ror":"https://ror.org/038jp4m40","country_code":"GR","type":"facility","lineage":["https://openalex.org/I203474044"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M. Psarakis","raw_affiliation_strings":["II & T NCSR Demokritos"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II & T NCSR Demokritos","institution_ids":["https://openalex.org/I203474044"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Logic Vision, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Vision, USA","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5999,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.73747723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":"4","first_page":"15","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8050889372825623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6398400068283081},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6233965754508972},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5394139885902405},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5118572115898132},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49318188428878784},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4819738268852234},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.47314465045928955},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44719198346138},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43344205617904663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42997226119041443},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4275885820388794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3643103241920471},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23341375589370728},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.20726516842842102},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.19158589839935303}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8050889372825623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6398400068283081},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6233965754508972},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5394139885902405},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5118572115898132},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49318188428878784},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4819738268852234},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.47314465045928955},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44719198346138},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43344205617904663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42997226119041443},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4275885820388794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3643103241920471},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23341375589370728},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.20726516842842102},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.19158589839935303},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/54.895003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.895003","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W603405442","https://openalex.org/W1524490503","https://openalex.org/W1921137125","https://openalex.org/W1942759344","https://openalex.org/W2096737976","https://openalex.org/W2097117126","https://openalex.org/W2111907998","https://openalex.org/W2129438924","https://openalex.org/W2132881562","https://openalex.org/W2135090874","https://openalex.org/W2135308139","https://openalex.org/W2136204789","https://openalex.org/W2138654786","https://openalex.org/W2148244401","https://openalex.org/W2149690470","https://openalex.org/W2150446959","https://openalex.org/W2162211138","https://openalex.org/W2936804578","https://openalex.org/W2937826712","https://openalex.org/W3014113159","https://openalex.org/W4235007826","https://openalex.org/W6631793748"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2135118255","https://openalex.org/W2133901311","https://openalex.org/W4311031373","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2015155483","https://openalex.org/W575537888"],"abstract_inverted_index":{"Processor":[0],"core":[1],"power":[2],"is":[3],"primarily":[4],"consumed":[5],"in":[6],"a":[7],"data":[8,21],"path":[9,22],"consisting":[10],"of":[11,30],"high-activity":[12],"functional":[13],"modules.":[14],"We":[15],"propose":[16],"low-power/energy":[17],"BIST":[18],"schemes":[19],"for":[20],"architectures":[23],"built":[24],"around":[25],"the":[26],"most":[27],"common":[28],"combinations":[29],"multipliers,":[31],"adders,":[32],"ALUs,":[33],"and":[34],"shifters.":[35]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}