{"id":"https://openalex.org/W2105355057","doi":"https://doi.org/10.1109/43.273753","title":"Routability-driven technology mapping for lookup table-based FPGA's","display_name":"Routability-driven technology mapping for lookup table-based FPGA's","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2105355057","doi":"https://doi.org/10.1109/43.273753","mag":"2105355057"},"language":"en","primary_location":{"id":"doi:10.1109/43.273753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.273753","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029779524","display_name":"Martine Schlag","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Schlag","raw_affiliation_strings":["Computer Engineering Board, University of California, Santa Cruz, CA, USA","Comput. Eng. Board, California Univ., Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Board, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Comput. Eng. Board, California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079939357","display_name":"Jiajie Kong","orcid":"https://orcid.org/0000-0001-5549-1773"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Kong","raw_affiliation_strings":["Computer Engineering Board, University of California, USA","Comput. Eng. Board, California Univ., Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Board, University of California, USA","institution_ids":[]},{"raw_affiliation_string":"Comput. Eng. Board, California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083943085","display_name":"P.K. Chan","orcid":"https://orcid.org/0000-0002-9205-0819"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Chan","raw_affiliation_strings":["Computer Engineering Board, University of California, Santa Cruz, CA, USA","Comput. Eng. Board, California Univ., Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Board, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Comput. Eng. Board, California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":6.5323,"has_fulltext":false,"cited_by_count":70,"citation_normalized_percentile":{"value":0.97205092,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"13","issue":"1","first_page":"13","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8100636601448059},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7838430404663086},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7345197200775146},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7336171865463257},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6934423446655273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6387927532196045},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5447037220001221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41286972165107727},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3756062686443329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37317419052124023},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18312254548072815},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08884403109550476},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.06809604167938232}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8100636601448059},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7838430404663086},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7345197200775146},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7336171865463257},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6934423446655273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387927532196045},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5447037220001221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41286972165107727},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3756062686443329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37317419052124023},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18312254548072815},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08884403109550476},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.06809604167938232},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/43.273753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.273753","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1989060364","https://openalex.org/W1991530123","https://openalex.org/W2029853052","https://openalex.org/W2034441788","https://openalex.org/W2036887642","https://openalex.org/W2056883404","https://openalex.org/W2095117703","https://openalex.org/W2101952163","https://openalex.org/W2108539060","https://openalex.org/W2108914609","https://openalex.org/W2124456496","https://openalex.org/W2131713326","https://openalex.org/W2137806747","https://openalex.org/W2144853876","https://openalex.org/W2148830996","https://openalex.org/W2151236218","https://openalex.org/W2160445406","https://openalex.org/W2167328871","https://openalex.org/W2171769031","https://openalex.org/W4234601000","https://openalex.org/W4236269389","https://openalex.org/W4250347167","https://openalex.org/W4251954744","https://openalex.org/W6675952990"],"related_works":["https://openalex.org/W2762083038","https://openalex.org/W2040087757","https://openalex.org/W2058294991","https://openalex.org/W4243754499","https://openalex.org/W2074063066","https://openalex.org/W2141752451","https://openalex.org/W2064528241","https://openalex.org/W1561512389","https://openalex.org/W282684715","https://openalex.org/W1994337165"],"abstract_inverted_index":{"A":[0],"new":[1],"algorithm":[2,116],"for":[3],"technology":[4],"mapping":[5],"of":[6,19,26,34,39,52,58,76,90,124],"lookup":[7],"table-based":[8],"Field-Programmable":[9],"Gate":[10],"Arrays":[11],"(FPGA's)":[12],"is":[13,64,70,92,102],"presented.":[14],"It":[15],"has":[16,46],"the":[17,24,32,50,56,72,77,108,118],"capability":[18],"producing":[20,81,95],"compact":[21],"designs":[22],"(minimizing":[23],"number":[25,51,57,89],"cells":[27,59,91,100],"(CLB's)),":[28],"as":[29,31],"well":[30],"flexibility":[33],"trading":[35],"routability":[36,63,123,137],"with":[37,85,128,135],"compactness":[38],"a":[40,82,86,96],"design.":[41],"Research":[42],"in":[43,107,117],"this":[44],"area":[45],"focussed":[47],"on":[48],"minimizing":[49,55],"cells.":[53],"However,":[54],"without":[60],"regard":[61],"to":[62,104,130],"ineffective.":[65],"Since":[66],"placement":[67],"and":[68,121,139],"routing":[69],"really":[71],"most":[73],"time-consuming":[74],"part":[75],"FPGA":[78],"design":[79,84,97],"process,":[80],"routable":[83,144],"slightly":[87],"larger":[88],"preferable":[93],"than":[94],"using":[98],"fewer":[99],"which":[101],"difficult":[103],"route,":[105],"or":[106],"worst":[109],"case":[110],"unroutable.":[111],"We":[112],"have":[113],"implemented":[114],"our":[115],"Rmap":[119,132,142],"program,":[120],"studied":[122],"two":[125],"other":[126,147],"mappers":[127,148],"respect":[129],"Rmap.":[131],"produces":[133,143],"mappings":[134,145],"better":[136],"characteristics,":[138],"more":[140],"significantly":[141],"when":[146],"do":[149],"not.>":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}