{"id":"https://openalex.org/W2165681241","doi":"https://doi.org/10.1109/4.993","title":"A wafer-scale 170000-gate FFT processor with built-in test circuits","display_name":"A wafer-scale 170000-gate FFT processor with built-in test circuits","publication_year":1988,"publication_date":"1988-04-01","ids":{"openalex":"https://openalex.org/W2165681241","doi":"https://doi.org/10.1109/4.993","mag":"2165681241"},"language":"en","primary_location":{"id":"doi:10.1109/4.993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.993","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056233837","display_name":"Koichi Yamashita","orcid":"https://orcid.org/0000-0002-6226-3194"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Yamashita","raw_affiliation_strings":["Fujitsu Laboratories Limited, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Atsugi, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034953117","display_name":"Akinori Kanasugi","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kanasugi","raw_affiliation_strings":["Fujitsu Laboratories Limited, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Atsugi, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042218615","display_name":"S. Hijiya","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Hijiya","raw_affiliation_strings":["Fujitsu Laboratories Limited, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Atsugi, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026834719","display_name":"G. Goto","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"G. Goto","raw_affiliation_strings":["Fujitsu Laboratories Limited, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Atsugi, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037301256","display_name":"Nobutake Matsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Matsumura","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082792513","display_name":"Takafumi Shirato","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shirato","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5056233837"],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":4.166,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.93984012,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"23","issue":"2","first_page":"336","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.6609250903129578},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6221452951431274},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5771653652191162},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5725899934768677},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.45336276292800903},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45067527890205383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.429824560880661},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31695079803466797},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26828062534332275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21610701084136963},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08713230490684509},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0754360556602478}],"concepts":[{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.6609250903129578},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6221452951431274},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5771653652191162},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5725899934768677},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.45336276292800903},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45067527890205383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.429824560880661},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31695079803466797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26828062534332275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21610701084136963},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08713230490684509},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0754360556602478},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.993","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1556285067","https://openalex.org/W1583263045","https://openalex.org/W1968249259","https://openalex.org/W1969494459","https://openalex.org/W1986364503","https://openalex.org/W2007292943","https://openalex.org/W2008859755","https://openalex.org/W2011218085","https://openalex.org/W2050067499","https://openalex.org/W2060733183","https://openalex.org/W2067954102","https://openalex.org/W2088965711","https://openalex.org/W2108884516","https://openalex.org/W2134375099","https://openalex.org/W2472070958","https://openalex.org/W3146325029","https://openalex.org/W4242486197","https://openalex.org/W6646763305","https://openalex.org/W6668951733"],"related_works":["https://openalex.org/W2897384411","https://openalex.org/W2886813482","https://openalex.org/W2013781131","https://openalex.org/W57356687","https://openalex.org/W2992641854","https://openalex.org/W823525889","https://openalex.org/W2125546921","https://openalex.org/W2092763928","https://openalex.org/W2166386585","https://openalex.org/W3127857378"],"abstract_inverted_index":{"The":[0,26,38,58],"wafer-scale":[1],"170000-gate":[2],"fast":[3],"Fourier":[4],"transform":[5],"(FFT)":[6],"processor":[7,59],"described":[8],"consists":[9,28],"of":[10,16,29],"individual":[11],"repeatable":[12],"building":[13],"blocks,":[14],"each":[15],"which":[17],"contains":[18],"a":[19,30,54,82,93],"processing":[20],"element":[21],"(PE)":[22],"and":[23,33,66],"interconnection":[24],"wiring.":[25],"PE":[27],"multiplier":[31],"accumulator":[32],"its":[34],"built-in":[35],"self-test":[36],"circuits.":[37],"wafer":[39],"system":[40],"is":[41,67,86],"reconfigured":[42],"by":[43,88],"connected":[44,52],"active":[45],"blocks":[46],"after":[47],"block":[48],"self-diagnosis.":[49],"Blocks":[50],"are":[51],"using":[53],"programmable":[55],"contact-hole":[56],"mask.":[57],"performs":[60],"parallel":[61],"16-bit,":[62],"eight-point":[63],"complex":[64],"FFTs":[65],"implemented":[68],"with":[69],"725":[70],"I/O":[71],"pads":[72],"in":[73],"triple-metal":[74],"2.3-":[75],"mu":[76],"m":[77],"p-well":[78],"CMOS":[79],"technology":[80],"on":[81,92],"4-in.":[83],"wafer.":[84],"It":[85],"mounted":[87],"controlled-collapse":[89],"bonding":[90],"facedown":[91],"11.8*11.8-cm/sup":[94],"2/":[95],"substrate.<":[96],"<ETX":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[99]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}