{"id":"https://openalex.org/W2062118044","doi":"https://doi.org/10.1109/4.641685","title":"Circuit techniques in a 266-MHz MMX-enabled processor","display_name":"Circuit techniques in a 266-MHz MMX-enabled processor","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2062118044","doi":"https://doi.org/10.1109/4.641685","mag":"2062118044"},"language":"en","primary_location":{"id":"doi:10.1109/4.641685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.641685","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112183770","display_name":"D. Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Draper","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032148830","display_name":"Matthew Crowley","orcid":"https://orcid.org/0000-0003-3121-3933"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Crowley","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006703390","display_name":"J.C. Holst","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Holst","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006477993","display_name":"Greg Favor","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Favor","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023631026","display_name":"A. Schoy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Schoy","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080821149","display_name":"J. Trull","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Trull","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045524781","display_name":"A. Ben-Meir","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ben-Meir","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060412290","display_name":"R. Khanna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Khanna","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110870835","display_name":"D. Wendell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Wendell","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109784347","display_name":"R. Krishna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Krishna","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051423957","display_name":"J. Nolan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Nolan","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071193442","display_name":"D. Mallick","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Mallick","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068048125","display_name":"H. Partovi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Partovi","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038273558","display_name":"M. J. Roberts","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Roberts","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109036112","display_name":"M. Johnson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Johnson","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","Transmeta Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Transmeta Corporation, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000205297","display_name":"T. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Lee","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","Stanford University Center of Integrated Systems, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Stanford University Center of Integrated Systems, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":16,"corresponding_author_ids":["https://openalex.org/A5112183770"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":3.7191,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.92491648,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"32","issue":"11","first_page":"1650","last_page":"1664"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mmx","display_name":"MMX","score":0.8262878656387329},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6698049306869507},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5638449788093567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.545823872089386},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5228562951087952},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5000371932983398},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4717567563056946},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.46172896027565},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44177812337875366},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4342215955257416},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43042975664138794},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41745123267173767},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.38215360045433044},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3235980272293091},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2101535201072693},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.17013174295425415},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09526786208152771}],"concepts":[{"id":"https://openalex.org/C85918911","wikidata":"https://www.wikidata.org/wiki/Q904336","display_name":"MMX","level":2,"score":0.8262878656387329},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6698049306869507},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5638449788093567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.545823872089386},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5228562951087952},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5000371932983398},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4717567563056946},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.46172896027565},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44177812337875366},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4342215955257416},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43042975664138794},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41745123267173767},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.38215360045433044},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3235980272293091},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2101535201072693},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.17013174295425415},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09526786208152771},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.641685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.641685","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1503937186","https://openalex.org/W1552017462","https://openalex.org/W1565161706","https://openalex.org/W2002519749","https://openalex.org/W2104559177","https://openalex.org/W2131894786","https://openalex.org/W2137616964","https://openalex.org/W2145712943","https://openalex.org/W3034699553","https://openalex.org/W3142075743","https://openalex.org/W4236212121","https://openalex.org/W4253791932"],"related_works":["https://openalex.org/W2129537883","https://openalex.org/W587823549","https://openalex.org/W2358125434","https://openalex.org/W4254440785","https://openalex.org/W2140747570","https://openalex.org/W3128951980","https://openalex.org/W88028992","https://openalex.org/W2791952321","https://openalex.org/W2348639893","https://openalex.org/W2057234250"],"abstract_inverted_index":{"The":[0,23,62,93],"AMD-K6":[1],"MMX-enabled":[2],"processor":[3,94],"is":[4,12,25,67,80],"plug-compatible":[5],"with":[6,15,76],"the":[7,16],"industry-standard":[8],"Socket":[9],"7":[10],"and":[11,38,48,56],"binary":[13],"compatible":[14],"existing":[17],"base":[18],"of":[19,59],"legacy":[20],"X86":[21],"software.":[22],"microarchitecture":[24],"based":[26],"on":[27,69],"an":[28],"out-of-order,":[29],"superscalar":[30],"execution":[31],"engine":[32],"using":[33,45,89],"speculative":[34],"execution.":[35],"High":[36],"performance":[37],"compact":[39],"die":[40,66],"size":[41],"are":[42],"achieved":[43],"by":[44],"self-resetting,":[46],"self-timed":[47],"pulsed-latch":[49],"circuit":[50],"design":[51],"techniques":[52],"in":[53],"custom":[54],"blocks":[55,58],"placed-and-routed":[57],"standard":[60],"cells.":[61],"162":[63],"sq.":[64],"mm":[65],"fabricated":[68],"a":[70,83],"0.35-/spl":[71],"mu/m,":[72],"five-layer":[73],"metal":[74],"process":[75],"local":[77],"interconnect.":[78],"It":[79],"assembled":[81],"into":[82],"ceramic":[84],"pin":[85],"grid":[86],"array":[87],"(PGA)":[88],"C4":[90],"flip-chip":[91],"mounting.":[92],"functions":[95],"at":[96],"clock":[97],"speeds":[98],"up":[99],"to":[100],"266":[101],"MHz.":[102]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}