{"id":"https://openalex.org/W1981501429","doi":"https://doi.org/10.1109/3dic.2013.6702357","title":"Phase detection based data prefetching for utilizing memory bandwidth of 3D integrated circuits","display_name":"Phase detection based data prefetching for utilizing memory bandwidth of 3D integrated circuits","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1981501429","doi":"https://doi.org/10.1109/3dic.2013.6702357","mag":"1981501429"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2013.6702357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087337722","display_name":"Hong-Yeol Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I28777354","display_name":"Sejong University","ror":"https://ror.org/00aft1q37","country_code":"KR","type":"education","lineage":["https://openalex.org/I28777354"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hong-Yeol Lim","raw_affiliation_strings":["Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","(Department of Computer Engineering, Sejong University, Seoul, South Korea)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I28777354"]},{"raw_affiliation_string":"(Department of Computer Engineering, Sejong University, Seoul, South Korea)","institution_ids":["https://openalex.org/I28777354"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044829945","display_name":"Minkwan Kee","orcid":"https://orcid.org/0000-0003-4506-1061"},"institutions":[{"id":"https://openalex.org/I28777354","display_name":"Sejong University","ror":"https://ror.org/00aft1q37","country_code":"KR","type":"education","lineage":["https://openalex.org/I28777354"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Kwan Kee","raw_affiliation_strings":["Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","(Department of Computer Engineering, Sejong University, Seoul, South Korea)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I28777354"]},{"raw_affiliation_string":"(Department of Computer Engineering, Sejong University, Seoul, South Korea)","institution_ids":["https://openalex.org/I28777354"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102892958","display_name":"Gi-Ho Park","orcid":"https://orcid.org/0000-0001-7998-4302"},"institutions":[{"id":"https://openalex.org/I28777354","display_name":"Sejong University","ror":"https://ror.org/00aft1q37","country_code":"KR","type":"education","lineage":["https://openalex.org/I28777354"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gi-Ho Park","raw_affiliation_strings":["Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","(Department of Computer Engineering, Sejong University, Seoul, South Korea)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sejong University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I28777354"]},{"raw_affiliation_string":"(Department of Computer Engineering, Sejong University, Seoul, South Korea)","institution_ids":["https://openalex.org/I28777354"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087337722"],"corresponding_institution_ids":["https://openalex.org/I28777354"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06151236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9748353958129883},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7995962500572205},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6920181512832642},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6725043654441833},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5770026445388794},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5521383285522461},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5322465896606445},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4885610044002533},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4527644217014313},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4288686513900757},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.42761823534965515},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4231933355331421},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4205389618873596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41960081458091736},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41293030977249146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4106648862361908},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38061392307281494},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2941664457321167},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.27607274055480957},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.18925520777702332},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13820487260818481},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11624255776405334},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.06775069236755371}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9748353958129883},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7995962500572205},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6920181512832642},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6725043654441833},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5770026445388794},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5521383285522461},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5322465896606445},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4885610044002533},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4527644217014313},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4288686513900757},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.42761823534965515},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4231933355331421},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4205389618873596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41960081458091736},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41293030977249146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4106648862361908},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38061392307281494},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2941664457321167},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.27607274055480957},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.18925520777702332},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13820487260818481},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11624255776405334},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.06775069236755371},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2013.6702357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1990538672","https://openalex.org/W2082437541","https://openalex.org/W2143285027","https://openalex.org/W2162773908","https://openalex.org/W2464177207","https://openalex.org/W2537450429","https://openalex.org/W3151327929","https://openalex.org/W4237150160","https://openalex.org/W4248446132"],"related_works":["https://openalex.org/W1530597339","https://openalex.org/W2336226224","https://openalex.org/W134340165","https://openalex.org/W2068131691","https://openalex.org/W3113336200","https://openalex.org/W2170496111","https://openalex.org/W2954676126","https://openalex.org/W2166121368","https://openalex.org/W4206574310","https://openalex.org/W4234346842"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuits":[2],"(3D":[3],"ICs)":[4],"technology":[5,22],"increases":[6],"the":[7,16,25,30,50,56,60,71,75,87,100,113,122],"memory":[8,13,26,36,41,64],"bandwidth":[9,65],"dramatically":[10],"by":[11,29,125],"stacking":[12],"directly":[14],"on":[15,99],"top":[17],"of":[18,34,49,66,77,102],"a":[19,38,94,132],"processor.":[20],"This":[21],"can":[23,80,120],"overcome":[24],"wall":[27],"caused":[28],"long":[31],"access":[32],"latency":[33],"off-chip":[35],"in":[37],"conventional":[39,133],"2D":[40],"system.":[42],"The":[43],"data":[44,95,106],"prefetching":[45,57,88,96],"mechanism":[46,97,115],"is":[47],"one":[48],"promising":[51],"approaches":[52],"due":[53],"to":[54],"reducing":[55],"burden":[58],"from":[59],"fast":[61],"and":[62,128,138],"massive":[63],"3D":[67,72],"ICs":[68],"technology.":[69],"In":[70],"IC":[73],"technology,":[74],"controlling":[76],"prefetch":[78],"operation":[79],"be":[81],"effective":[82,103],"approach":[83],"more":[84,130],"than":[85,131],"improving":[86],"accuracy.":[89],"Therefore,":[90],"this":[91],"paper":[92],"proposed":[93,114],"based":[98],"detection":[101],"phase":[104],"for":[105],"prefetch.":[107],"Performance":[108],"revaluation":[109],"results":[110],"show":[111],"that":[112],"with":[116],"512KB":[117,137],"L2":[118,134],"cache":[119,135],"achieve":[121],"performance":[123],"improvement":[124],"about":[126],"14%":[127],"3%":[129],"having":[136],"4MB":[139],"capacity,":[140],"respectively.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}