{"id":"https://openalex.org/W1993629633","doi":"https://doi.org/10.1109/3dic.2013.6702342","title":"Designing a 3D tree-based FPGA: Optimization of butterfly programmable interconnect topology using 3D technology","display_name":"Designing a 3D tree-based FPGA: Optimization of butterfly programmable interconnect topology using 3D technology","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1993629633","doi":"https://doi.org/10.1109/3dic.2013.6702342","mag":"1993629633"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2013.6702342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00944767","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6, Univ. of Pierre & Marie Curie Paris VI, Paris, France"],"affiliations":[{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris VI, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, Univ. of Pierre & Marie Curie Paris VI, Paris, France"],"affiliations":[{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris VI, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111794492","display_name":"Zied Marakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marakchi","raw_affiliation_strings":["FLEXRAS Technol. Paris, Paris, France"],"affiliations":[{"raw_affiliation_string":"FLEXRAS Technol. Paris, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044271464"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":1.1995,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80959172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.832229495048523},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6634277105331421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6618061065673828},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5901521444320679},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5723439455032349},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5368301272392273},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5087800621986389},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5073551535606384},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4830942153930664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44993308186531067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4267020523548126},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41558265686035156},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4043395519256592},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35183221101760864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2985231280326843},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.22873038053512573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17181819677352905},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14404168725013733},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12077823281288147},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08962401747703552},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07626909017562866}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.832229495048523},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6634277105331421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6618061065673828},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5901521444320679},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5723439455032349},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5368301272392273},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5087800621986389},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5073551535606384},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4830942153930664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44993308186531067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4267020523548126},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41558265686035156},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4043395519256592},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35183221101760864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2985231280326843},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.22873038053512573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17181819677352905},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14404168725013733},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12077823281288147},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08962401747703552},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07626909017562866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/3dic.2013.6702342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.800.1529","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.800.1529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/94/47/67/PDF/PID2868325.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00944767v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00944767","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International 3D Systems Integration Conference (3DIC), 2013, Oct 2013, San Francisco, CA, United States. pp.1-8, ⟨10.1109/3DIC.2013.6702342⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00944767v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00944767","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International 3D Systems Integration Conference (3DIC), 2013, Oct 2013, San Francisco, CA, United States. pp.1-8, ⟨10.1109/3DIC.2013.6702342⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1581887721","https://openalex.org/W1604136049","https://openalex.org/W1830708738","https://openalex.org/W1967647568","https://openalex.org/W1977850862","https://openalex.org/W2005220526","https://openalex.org/W2005226599","https://openalex.org/W2026717319","https://openalex.org/W2047199967","https://openalex.org/W2063893206","https://openalex.org/W2063984454","https://openalex.org/W2068028029","https://openalex.org/W2089322412","https://openalex.org/W2101815940","https://openalex.org/W2112238627","https://openalex.org/W2113645429","https://openalex.org/W2124786677","https://openalex.org/W2132668926","https://openalex.org/W2133712953","https://openalex.org/W2139109474","https://openalex.org/W2150938931","https://openalex.org/W2157890680","https://openalex.org/W2170510975","https://openalex.org/W2713529857","https://openalex.org/W6634787075","https://openalex.org/W6662167024","https://openalex.org/W6666162271","https://openalex.org/W6678412349"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W2197466303","https://openalex.org/W1512285683","https://openalex.org/W2187918628","https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W1607849496","https://openalex.org/W2139569078","https://openalex.org/W2254425074"],"abstract_inverted_index":{"Abstract\u2014The":[0],"CMOS":[1],"technology":[2],"scaling":[3],"has":[4],"greatly":[5],"improved":[6,51],"the":[7,13,21,41,64,69,87,94,123,129,135,146],"overall":[8],"performance":[9],"and":[10,25,33,47,113,125,140,143,162],"density":[11,46],"of":[12,29,93,128],"Mesh-based":[14,172],"Field":[15],"Pro-grammable":[16],"Gate":[17],"Arrays":[18],"(FPGAs),":[19],"nonetheless":[20],"gap":[22],"between":[23],"FPGAs":[24],"ASICs":[26],"in":[27],"terms":[28],"logic":[30,45,176],"density,":[31],"speed":[32,124,158],"power":[34],"consumption":[35],"remains":[36],"very":[37],"wide":[38],"mainly":[39],"due":[40],"programming":[42],"overhead.":[43],"The":[44],"area":[48,126,165],"overhead":[49,127],"is":[50],"by":[52,159,166],"using":[53,57,115,134],"Tree-based":[54,95,109,132,155],"FPGA":[55,110,133,156,173],"architecture":[56],"Butterfly-Fat-Tree":[58],"(BFT)":[59],"based":[60,89,153],"network":[61],"topology.":[62],"However":[63],"wire-length":[65],"increases":[66],"exponentially":[67],"as":[68],"tree":[70],"grows":[71],"to":[72,85,170],"higher":[73],"levels.":[74],"We":[75,120],"have":[76],"introduced":[77],"a":[78,102],"horizontally":[79,105,147],"partitioned":[80,106,148],"3-dimensional":[81],"(3D)":[82],"design":[83,139],"methodology":[84,142],"optimize":[86],"BFT":[88,149],"programmable":[90,150],"interconnect":[91,151,164],"delay":[92],"FPGA.":[96],"In":[97],"this":[98],"paper":[99],"we":[100],"describe":[101],"2":[103],"tier":[104],"3D":[107,118,131,154,171],"stacked":[108],"demonstrator,":[111],"designed":[112],"implemented":[114],"Tezzaron\u2019s":[116],"130nm,":[117],"technology.":[119],"finally":[121],"evaluate":[122],"proposed":[130],"newly":[136],"developed":[137],"experimental":[138],"evaluation":[141],"show":[144],"that":[145],"topology":[152],"improves":[157],"2.06":[160],"times":[161,168],"reduce":[163],"2.8":[167],"compared":[169],"with":[174],"identical":[175],"resources.":[177]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}