{"id":"https://openalex.org/W2152992780","doi":"https://doi.org/10.1109/wts.2007.4563313","title":"Speed and area analysis of memory based FFT processors in a FPGA","display_name":"Speed and area analysis of memory based FFT processors in a FPGA","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2152992780","doi":"https://doi.org/10.1109/wts.2007.4563313","mag":"2152992780"},"language":"en","primary_location":{"id":"doi:10.1109/wts.2007.4563313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wts.2007.4563313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Wireless Telecommunications Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060723577","display_name":"Hen\u2010Geul Yeh","orcid":"https://orcid.org/0000-0001-9209-3109"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hen-Geul Yeh","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5097884779","display_name":"Gerald Truong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gerald Truong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3017,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.51216814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7865688800811768},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7848053574562073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7739216685295105},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7179907560348511},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4498820900917053},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4228043854236603},{"id":"https://openalex.org/keywords/quadrature-amplitude-modulation","display_name":"Quadrature amplitude modulation","score":0.41775065660476685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41539323329925537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3481671214103699},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10196197032928467},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.09476175904273987},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06800961494445801}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865688800811768},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7848053574562073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7739216685295105},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7179907560348511},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4498820900917053},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4228043854236603},{"id":"https://openalex.org/C32409245","wikidata":"https://www.wikidata.org/wiki/Q749753","display_name":"Quadrature amplitude modulation","level":4,"score":0.41775065660476685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41539323329925537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3481671214103699},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10196197032928467},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.09476175904273987},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06800961494445801},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wts.2007.4563313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wts.2007.4563313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Wireless Telecommunications Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1486092146","https://openalex.org/W1567261517","https://openalex.org/W1587168362","https://openalex.org/W1977482330","https://openalex.org/W2104176873","https://openalex.org/W2111755292","https://openalex.org/W2170967482","https://openalex.org/W6675859611"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4327521644","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2120982166","https://openalex.org/W2534936839","https://openalex.org/W1598854979","https://openalex.org/W2068821215","https://openalex.org/W2055561624"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,33],"present":[4],"a":[5],"trade-off":[6],"analysis":[7],"between":[8],"hardware":[9,80],"size":[10],"and":[11,43,77],"speed":[12],"performance,":[13],"measured":[14],"in":[15,65,73,79],"clock":[16],"cycles,":[17],"concerning":[18],"fixed-point,":[19],"memory-based":[20],"FFT":[21,31,41,60],"processors":[22,32,61],"designed":[23,72],"for":[24,39],"FPGA.":[25,85],"For":[26],"OFDM":[27],"systems":[28],"using":[29,67,75,81],"fixed-point":[30],"also":[34],"provide":[35],"bit":[36],"width":[37],"requirements":[38],"different":[40],"sizes":[42],"digital":[44],"modulation":[45],"schemes":[46],"including":[47],"QPSK,":[48],"16-QAM,":[49],"64-QAM,":[50],"256-QAM.":[51],"The":[52],"information":[53],"provided":[54],"is":[55],"based":[56],"on":[57],"six":[58],"individual":[59],"which":[62],"were":[63],"modeled":[64],"software":[66],"the":[68,82],"Java":[69],"programming":[70],"language,":[71],"HDL":[74],"Verilog":[76],"implemented":[78],"Xilinx":[83],"Spartan-3":[84]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}