{"id":"https://openalex.org/W2171069004","doi":"https://doi.org/10.1109/wts.2007.4563303","title":"Efficient loop filter design in FPGAs for Phase Lock Loops in high-datarate wireless receivers — theory and case study","display_name":"Efficient loop filter design in FPGAs for Phase Lock Loops in high-datarate wireless receivers — theory and case study","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2171069004","doi":"https://doi.org/10.1109/wts.2007.4563303","mag":"2171069004"},"language":"en","primary_location":{"id":"doi:10.1109/wts.2007.4563303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wts.2007.4563303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Wireless Telecommunications Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059921732","display_name":"Yair Linn","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Yair Linn","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5059921732"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.9965,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.86840373,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8920431137084961},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8135271072387695},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6641828417778015},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6194452047348022},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5688420534133911},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4590721130371094},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.45697909593582153},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.44407525658607483},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3735102415084839},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2661396563053131},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14086183905601501},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11646640300750732}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8920431137084961},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8135271072387695},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6641828417778015},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6194452047348022},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5688420534133911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4590721130371094},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.45697909593582153},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.44407525658607483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3735102415084839},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2661396563053131},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14086183905601501},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11646640300750732},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wts.2007.4563303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wts.2007.4563303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Wireless Telecommunications Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W182799190","https://openalex.org/W591205089","https://openalex.org/W1479678754","https://openalex.org/W1479887491","https://openalex.org/W1494323305","https://openalex.org/W1766888123","https://openalex.org/W2119168666","https://openalex.org/W2120579245","https://openalex.org/W2294347919"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2936029881","https://openalex.org/W2353997301","https://openalex.org/W2072077388"],"abstract_inverted_index":{"In":[0,29],"most":[1],"contemporary":[2],"phase":[3],"lock":[4],"loops":[5],"(PLLs)":[6],"used":[7],"in":[8,23,64,80,87],"high-datarate":[9],"wireless":[10],"receivers,":[11],"some":[12],"or":[13],"all":[14],"of":[15,43,83],"the":[16,25,34,41,76,88,96],"PLL":[17],"'s":[18],"components":[19],"are":[20],"implemented":[21],"digitally,":[22],"particular":[24],"PLL's":[26],"loop":[27,44],"filter.":[28],"this":[30],"paper":[31],"we":[32,66],"develop":[33],"theory":[35,56],"behind":[36],"new":[37],"efficient":[38],"structures":[39],"for":[40],"implementation":[42],"filters":[45],"within":[46],"FPGAs":[47],"(field":[48],"programmable":[49],"gate":[50,90],"arrays)":[51],"using":[52],"fixed-point":[53],"arithmetic.":[54],"The":[55],"is":[57],"then":[58],"investigated":[59],"via":[60],"a":[61,81],"case":[62],"study,":[63],"which":[65,72],"present":[67],"FPGA":[68],"hardware":[69],"mapping":[70],"results":[71,79],"show":[73],"that":[74],"employing":[75],"proposed":[77],"method":[78],"decrease":[82],"more":[84],"than":[85],"70%":[86],"logic":[89],"count":[91],"needed":[92],"as":[93],"compared":[94],"to":[95],"conventional":[97],"implementation.":[98]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}