{"id":"https://openalex.org/W2010272039","doi":"https://doi.org/10.1109/wises.2010.5548436","title":"Development and implementation of a Network Processor Architecture in reconfigurable logic (FPGA)","display_name":"Development and implementation of a Network Processor Architecture in reconfigurable logic (FPGA)","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2010272039","doi":"https://doi.org/10.1109/wises.2010.5548436","mag":"2010272039"},"language":"en","primary_location":{"id":"doi:10.1109/wises.2010.5548436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wises.2010.5548436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098013933","display_name":"Constantinos Stefanatos","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Constantinos Stefanatos","raw_affiliation_strings":["Electronic & Computer Engineering Department, Technology University of Cretea, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic & Computer Engineering Department, Technology University of Cretea, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Papaefstathiou","raw_affiliation_strings":["Electronic & Computer Engineering Department, Technology University of Cretea, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic & Computer Engineering Department, Technology University of Cretea, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106083747","display_name":"Charalampos Manifavas","orcid":null},"institutions":[{"id":"https://openalex.org/I28710699","display_name":"Hellenic Mediterranean University","ror":"https://ror.org/039ce0m20","country_code":"GR","type":"education","lineage":["https://openalex.org/I28710699"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Manifavas","raw_affiliation_strings":["Applied Informatics & Multimedia Department, Technological Educational Institute of Crete, Heraklion, Greece"],"affiliations":[{"raw_affiliation_string":"Applied Informatics & Multimedia Department, Technological Educational Institute of Crete, Heraklion, Greece","institution_ids":["https://openalex.org/I28710699"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5098013933"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54794257,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.803174614906311},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7535419464111328},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.689481258392334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6060686111450195},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5345669388771057},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4974689781665802},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4937373101711273},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4623277187347412},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.46207550168037415},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4146333336830139},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32956787943840027},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20161646604537964}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.803174614906311},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7535419464111328},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.689481258392334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6060686111450195},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5345669388771057},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4974689781665802},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4937373101711273},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4623277187347412},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.46207550168037415},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4146333336830139},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32956787943840027},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20161646604537964},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wises.2010.5548436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wises.2010.5548436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1529516189","https://openalex.org/W2002703045","https://openalex.org/W6631858508"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"Network":[0,48],"Processors":[1],"are":[2,93],"used":[3],"at":[4,36],"the":[5,8,19,37,55,88,97],"core":[6],"of":[7,40],"Internet,":[9],"providing":[10],"routers,":[11],"switches":[12],"and":[13,28,67,84],"other":[14,29],"essential":[15],"network":[16,30],"devices":[17],"with":[18],"necessary":[20],"processing":[21],"power":[22],"to":[23,52,59,79],"deliver":[24,60],"proper":[25,61],"data":[26],"forwarding":[27],"related":[31],"functions":[32],"(VoIP,":[33],"security,":[34],"etc.)":[35],"required":[38],"level":[39],"performance.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"present":[46],"a":[47,70],"Processor":[49],"architecture,":[50],"designed":[51,66],"support":[53],"all":[54],"fundamental":[56],"instructions":[57],"needed":[58],"frame":[62],"processing.":[63],"It":[64],"is":[65],"implemented":[68],"on":[69],"specific":[71],"FPGA":[72],"board,":[73],"employing":[74],"Xilinx's":[75],"Virtex-5,":[76],"in":[77],"order":[78],"allow":[80],"for":[81],"rapid":[82],"deployment":[83],"usage.":[85],"Apart":[86],"from":[87],"architecture's":[89,98],"description,":[90],"performance":[91],"measurements":[92],"provided":[94],"that":[95],"demonstrate":[96],"capabilities.":[99]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}