{"id":"https://openalex.org/W2075000713","doi":"https://doi.org/10.1109/wises.2010.5548433","title":"Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit","display_name":"Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2075000713","doi":"https://doi.org/10.1109/wises.2010.5548433","mag":"2075000713"},"language":"en","primary_location":{"id":"doi:10.1109/wises.2010.5548433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wises.2010.5548433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2108/24107","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048482308","display_name":"Rocco Fazzolari","orcid":"https://orcid.org/0000-0002-7383-2663"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Fazzolari","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.5264,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.61219558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"6","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7954058647155762},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7417091131210327},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.540452778339386},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5382186770439148},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5233651399612427},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5084254145622253},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.4923008680343628},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4830118417739868},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4783574938774109},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4752000570297241},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.46163415908813477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43293696641921997},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42784351110458374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39144957065582275}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7954058647155762},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7417091131210327},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.540452778339386},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5382186770439148},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5233651399612427},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5084254145622253},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.4923008680343628},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4830118417739868},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4783574938774109},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4752000570297241},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.46163415908813477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43293696641921997},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42784351110458374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39144957065582275},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/wises.2010.5548433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wises.2010.5548433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/24107","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/24107","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:art.torvergata.it:2108/24107","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/24107","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2025285350","https://openalex.org/W2098129944","https://openalex.org/W2117285153","https://openalex.org/W2133032731","https://openalex.org/W2148911285","https://openalex.org/W2159126185","https://openalex.org/W6677504465","https://openalex.org/W6679867095","https://openalex.org/W6682223283","https://openalex.org/W6683379178"],"related_works":["https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2080109495","https://openalex.org/W2171175484","https://openalex.org/W1597693250","https://openalex.org/W2127864089","https://openalex.org/W4250199749","https://openalex.org/W4235286213","https://openalex.org/W3027367487","https://openalex.org/W3167587462"],"abstract_inverted_index":{"Advanced":[0],"bit":[1],"manipulation":[2],"operations":[3],"are":[4,13,25],"not":[5],"efficiently":[6],"supported":[7],"by":[8],"standard":[9],"microprocessors":[10],"since":[11],"they":[12],"optimized":[14],"for":[15,60],"fixed":[16],"data":[17],"size":[18],"operations.":[19],"In":[20,35],"literature":[21],"several":[22],"hardware":[23],"solutions":[24],"proposed":[26,101],"to":[27,93],"overcome":[28],"this":[29,36],"problem":[30],"[1],":[31],"[3]":[32],"and":[33,50,85],"[4].":[34],"work":[37],"we":[38,71],"present":[39],"the":[40,80,88,95,100],"experimental":[41],"results":[42],"of":[43,54,75,87],"a":[44,51,66,73],"new":[45],"architecture":[46],"based":[47],"on":[48,79],"LEON-2":[49,81],"simplified":[52],"version":[53],"ADAPTO":[55,89],"[1]":[56],"(Adder-based":[57],"Dynamic":[58],"Architecture":[59],"Processing":[61],"Tailored":[62],"Operators),":[63],"acting":[64],"as":[65],"co-processor.":[67,103],"For":[68],"our":[69],"experiments":[70],"run":[72],"set":[74],"Bit":[76],"Manipulation":[77],"Algorithms":[78],"processor":[82],"in":[83],"presence":[84],"absence":[86],"unit.":[90],"This":[91],"permits":[92],"measure":[94],"speed-up":[96],"factor":[97],"obtained":[98],"using":[99],"reconfigurable":[102]},"counts_by_year":[{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}